IT1210751B - FAST SUMMATOR IN C MOS TECHNOLOGY - Google Patents

FAST SUMMATOR IN C MOS TECHNOLOGY

Info

Publication number: IT1210751B
Authority: IT; Italy
Prior art keywords: summator; fast; mos technology; mos; technology
Prior art date: 1987-05-20

Application number

IT8767440A

Other languages

Italian (it)

Other versions

IT8767440A0 (en

Inventor

Luigi Licciardi

Alessandro Torielli

Original Assignee

Cselt Centro Studi Lab Telecom

Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)

1987-05-20

Filing date

1987-05-20

Publication date

1989-09-20

1987-05-20 Application filed by Cselt Centro Studi Lab Telecom filed Critical Cselt Centro Studi Lab Telecom

1987-05-20 Priority to IT8767440A priority Critical patent/IT1210751B/en

1987-05-20 Publication of IT8767440A0 publication Critical patent/IT8767440A0/en

1988-04-27 Priority to US07/186,895 priority patent/US4905179A/en

1988-05-16 Priority to CA000566864A priority patent/CA1282176C/en

1988-05-17 Priority to JP63118422A priority patent/JPS63304322A/en

1988-05-18 Priority to EP19880107975 priority patent/EP0291963A3/en

1989-09-20 Application granted granted Critical

1989-09-20 Publication of IT1210751B publication Critical patent/IT1210751B/en

Links

Classifications

- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/53—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel
- G06F7/5306—Multiplying only in parallel-parallel fashion, i.e. both operands being entered in parallel with row wise addition of partial products
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
- G06F7/503—Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
- G06F2207/3804—Details
- G06F2207/386—Special constructional features
- G06F2207/3876—Alternation of true and inverted stages

Landscapes

Physics & Mathematics (AREA)
General Physics & Mathematics (AREA)
Engineering & Computer Science (AREA)
Computational Mathematics (AREA)
Mathematical Analysis (AREA)
Pure & Applied Mathematics (AREA)
Mathematical Optimization (AREA)
Theoretical Computer Science (AREA)
Computing Systems (AREA)
General Engineering & Computer Science (AREA)
Logic Circuits (AREA)
Manipulation Of Pulses (AREA)

IT8767440A 1987-05-20 1987-05-20 FAST SUMMATOR IN C MOS TECHNOLOGY IT1210751B (en)

Priority Applications (5)

Application Number	Priority Date	Filing Date	Title
IT8767440A IT1210751B (en)	1987-05-20	1987-05-20	FAST SUMMATOR IN C MOS TECHNOLOGY
US07/186,895 US4905179A (en)	1987-05-20	1988-04-27	CMOS cell for logic operations with fast carry
CA000566864A CA1282176C (en)	1987-05-20	1988-05-16	Fast c-mos adder
JP63118422A JPS63304322A (en)	1987-05-20	1988-05-17	Fast c-mos adder
EP19880107975 EP0291963A3 (en)	1987-05-20	1988-05-18	Fast c-mos adder

Applications Claiming Priority (1)

Application Number	Priority Date	Filing Date	Title
IT8767440A IT1210751B (en)	1987-05-20	1987-05-20	FAST SUMMATOR IN C MOS TECHNOLOGY

Publications (2)

Publication Number	Publication Date
IT8767440A0 IT8767440A0 (en)	1987-05-20
IT1210751B true IT1210751B (en)	1989-09-20

Family

ID=11302401

Family Applications (1)

Application Number	Title	Priority Date	Filing Date
IT8767440A IT1210751B (en)	1987-05-20	1987-05-20	FAST SUMMATOR IN C MOS TECHNOLOGY

Country Status (5)

Country	Link
US (1)	US4905179A (en)
EP (1)	EP0291963A3 (en)
JP (1)	JPS63304322A (en)
CA (1)	CA1282176C (en)
IT (1)	IT1210751B (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
EP0453600B1 (en) *	1990-04-25	1997-02-26	Deutsche ITT Industries GmbH	Parallel adder
JPH04230521A (en) *	1990-12-29	1992-08-19	Nec Corp	Bit inversion computing element
KR960004572B1 (en) *	1994-01-28	1996-04-09	금성일렉트론주식회사	Arithmetic logic circuit
EP0751457B1 (en) *	1995-06-30	2003-05-21	STMicroelectronics S.r.l.	Basic cell for comparing a first and a second digital signal to each other and relating digital comparator
JP2002312160A (en) *	2001-04-13	2002-10-25	Fujitsu Ltd	Binary carry arithmetic circuit, half addition circuit and incrementer using the same, binary borrow arithmetic circuit, half subtraction circuit and decrementer using the same
CN109828743B (en) *	2019-02-01	2021-07-09	杭州嘉楠耘智信息科技有限公司	Adder carry output calculation circuit
US11669302B2 (en) *	2019-10-16	2023-06-06	Purdue Research Foundation	In-memory bit-serial addition system

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number	Priority date	Publication date	Assignee	Title
US4052604A (en) *	1976-01-19	1977-10-04	Hewlett-Packard Company	Binary adder
JPS52152132A (en) *	1976-06-14	1977-12-17	Matsushita Electric Ind Co Ltd	Carry siganl generator circuit
US4369500A (en) *	1980-10-20	1983-01-18	Motorola Inc.	High speed NXM bit digital, repeated addition type multiplying circuit
JPS58211252A (en) *	1982-06-03	1983-12-08	Toshiba Corp	Total adder
US4523292A (en) *	1982-09-30	1985-06-11	Rca Corporation	Complementary FET ripple carry binary adder circuit
JPS59139447A (en) *	1983-01-28	1984-08-10	Matsushita Electric Ind Co Ltd	Full adder
DE3373566D1 (en) *	1983-04-15	1987-10-15	Itt Ind Gmbh Deutsche	Cmos - full binary adder
JPS6170636A (en) *	1984-09-10	1986-04-11	レイセオン　カンパニ−	Total adder circuit
US4706210A (en) *	1984-12-13	1987-11-10	The Johns Hopkins University	Guild array multiplier for binary numbers in two's complement notation
US4685079A (en) *	1984-12-14	1987-08-04	Rca Corporation	Ripple-borrow binary subtraction circuit
EP0238678B1 (en) *	1986-03-22	1990-09-19	Deutsche ITT Industries GmbH	Cmos full-adder stage
US4739503A (en) *	1986-04-21	1988-04-19	Rca Corporation	Carry/borrow propagate adder/subtractor
US4768161A (en) *	1986-11-14	1988-08-30	International Business Machines Corporation	Digital binary array multipliers using inverting full adders

1987
- 1987-05-20 IT IT8767440A patent/IT1210751B/en active
1988
- 1988-04-27 US US07/186,895 patent/US4905179A/en not_active Expired - Fee Related
- 1988-05-16 CA CA000566864A patent/CA1282176C/en not_active Expired - Lifetime
- 1988-05-17 JP JP63118422A patent/JPS63304322A/en active Pending
- 1988-05-18 EP EP19880107975 patent/EP0291963A3/en not_active Withdrawn

Also Published As

Publication number	Publication date
JPS63304322A (en)	1988-12-12
IT8767440A0 (en)	1987-05-20
CA1282176C (en)	1991-03-26
EP0291963A3 (en)	1991-03-06
EP0291963A2 (en)	1988-11-23
US4905179A (en)	1990-02-27

Publication	Publication Date	Title
ES540218A0 (en)	1985-12-01	IMPROVEMENTS INTRODUCED IN RADIO-DRIVEN TOYS
DK646888D0 (en)	1988-11-18	SHARE COLLECTOR
IS3416A7 (en)	1989-02-15	Energy station.
ES539731A0 (en)	1985-11-16	IMPROVEMENTS IN CALANDRIAS
IT1185638B (en)	1987-11-12	ALL-DIFFERENTIAL OPERATIONAL AMPLIFIER FOR INTEGRATED CIRCUITS IN MOS TECHNOLOGY
DE3685360D1 (en)	1992-06-25	HIGH GLOSS POLISHER.
ES1014018Y (en)	1991-08-01	IMPROVEMENTS INTRODUCED IN BRUSHES.
BR8803718A (en)	1989-02-14	ELECTRIC CELL
IT1210751B (en)	1989-09-20	FAST SUMMATOR IN C MOS TECHNOLOGY
FI881031A (en)	1988-03-04	FOERBAETTRINGAR TILL MUNSTYCKEN FOER INJEKTION AV AEMNEN IN I VAETSKOR.
DE3888499D1 (en)	1994-04-21	Dry cell.
KR890002927U (en)	1989-04-08	Portable fan using solar cells
DK385986D0 (en)	1986-08-13	SOLAR BENCH
FI881648A (en)	1988-10-11	in shampoo
FI851796A0 (en)	1985-05-07	KAMFLAENSKONSTRUKTION FOER FASTSAETTNING AV TVAO IN I VARANDRA PLACERBARA ROERFORMIGA STYCKEN.
DE3876815D1 (en)	1993-02-04	UV-CURING GEL COMPOSITION.
KR880011413U (en)	1988-08-25	Multi-use handbag
BR8900135A (en)	1990-08-14	ANAEROBIC COMPOSITION
FI830093L (en)	1983-09-23	AV FORMMOTSVARIGT IN I VARANDRA GRIPANDE DELAR UPPBYGGD LUFTKONTAKTOR
FI824444A0 (en)	1982-12-23	FOERFARANDE FOER APPLICERING AV ISOLERINGSMATERIAL IN I EN VAEGGKONSTRUKTION
AR230786A1 (en)	1984-07-31	IMPROVEMENTS IN BARRILETES
KR860009087U (en)	1986-07-31	Loudspeaker loudspeaker used in toys
MX157876A (en)	1988-12-19	IMPROVEMENTS IN ABACO
BR6501864U (en)	1986-02-25	PROVISION INTRODUCED IN COMPACT FEEDER
SE8700550D0 (en)	1987-02-12	ELD CLASS IN BIOMASS