IT1162778B - Apparecchiatura per provare circuiti semiconduttori integrati - Google Patents

Apparecchiatura per provare circuiti semiconduttori integrati

Info

Publication number
IT1162778B
IT1162778B IT25850/79A IT2585079A IT1162778B IT 1162778 B IT1162778 B IT 1162778B IT 25850/79 A IT25850/79 A IT 25850/79A IT 2585079 A IT2585079 A IT 2585079A IT 1162778 B IT1162778 B IT 1162778B
Authority
IT
Italy
Prior art keywords
shift register
minimum replaceable
minimum
replaceable units
circuit means
Prior art date
Application number
IT25850/79A
Other languages
English (en)
Other versions
IT7925850A0 (it
Inventor
Johann Hajdu
Guenter Knauft
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of IT7925850A0 publication Critical patent/IT7925850A0/it
Application granted granted Critical
Publication of IT1162778B publication Critical patent/IT1162778B/it

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318522—Test of Sequential circuits
    • G01R31/31853—Test of registers
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318544—Scanning methods, algorithms and patterns

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Measurement Of Radiation (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
IT25850/79A 1978-09-30 1979-09-20 Apparecchiatura per provare circuiti semiconduttori integrati IT1162778B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE2842750A DE2842750A1 (de) 1978-09-30 1978-09-30 Verfahren und anordnung zur pruefung von durch monolithisch integrierten halbleiterschaltungen dargestellten sequentiellen schaltungen

Publications (2)

Publication Number Publication Date
IT7925850A0 IT7925850A0 (it) 1979-09-20
IT1162778B true IT1162778B (it) 1987-04-01

Family

ID=6051035

Family Applications (1)

Application Number Title Priority Date Filing Date
IT25850/79A IT1162778B (it) 1978-09-30 1979-09-20 Apparecchiatura per provare circuiti semiconduttori integrati

Country Status (7)

Country Link
US (1) US4298980A (it)
EP (1) EP0009572B1 (it)
JP (1) JPS6049262B2 (it)
BR (1) BR7906298A (it)
CA (1) CA1126413A (it)
DE (2) DE2842750A1 (it)
IT (1) IT1162778B (it)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4410987B1 (en) * 1981-07-13 1995-02-28 Texas Instruments Inc Preload test circuit for programmable logic arrays
US4556840A (en) * 1981-10-30 1985-12-03 Honeywell Information Systems Inc. Method for testing electronic assemblies
US4808915A (en) * 1981-10-30 1989-02-28 Honeywell Bull, Inc. Assembly of electronic components testable by a reciprocal quiescent testing technique
US4481627A (en) * 1981-10-30 1984-11-06 Honeywell Information Systems Inc. Embedded memory testing method and apparatus
US4519076A (en) * 1981-12-28 1985-05-21 National Semiconductor Corporation Memory core testing system
US4503386A (en) * 1982-04-20 1985-03-05 International Business Machines Corporation Chip partitioning aid (CPA)-A structure for test pattern generation for large logic networks
US4477902A (en) * 1982-06-18 1984-10-16 Ibm Corporation Testing method for assuring AC performance of high performance random logic designs using low speed tester
US4493077A (en) * 1982-09-09 1985-01-08 At&T Laboratories Scan testable integrated circuit
EP0104293B1 (fr) * 1982-09-28 1986-12-30 International Business Machines Corporation Dispositif pour le chargement et la lecture de différentes chaînes de bascules dans un système de traitement de données
US4519078A (en) * 1982-09-29 1985-05-21 Storage Technology Corporation LSI self-test method
US4488259A (en) * 1982-10-29 1984-12-11 Ibm Corporation On chip monitor
US4503537A (en) * 1982-11-08 1985-03-05 International Business Machines Corporation Parallel path self-testing system
US4513418A (en) * 1982-11-08 1985-04-23 International Business Machines Corporation Simultaneous self-testing system
US4553236A (en) * 1983-01-25 1985-11-12 Storage Technology Partners System for detecting and correcting errors in a CMOS computer system
US4551838A (en) * 1983-06-20 1985-11-05 At&T Bell Laboratories Self-testing digital circuits
US4564943A (en) * 1983-07-05 1986-01-14 International Business Machines System path stressing
US4580137A (en) * 1983-08-29 1986-04-01 International Business Machines Corporation LSSD-testable D-type edge-trigger-operable latch with overriding set/reset asynchronous control
US4554664A (en) * 1983-10-06 1985-11-19 Sperry Corporation Static memory cell with dynamic scan test latch
US4581738A (en) * 1983-10-06 1986-04-08 Honeywell Information Systems Inc. Test and maintenance method and apparatus for a data processing system
US4534028A (en) * 1983-12-01 1985-08-06 Siemens Corporate Research & Support, Inc. Random testing using scan path technique
DE3373729D1 (en) * 1983-12-08 1987-10-22 Ibm Deutschland Testing and diagnostic device for a digital calculator
US4580066A (en) * 1984-03-22 1986-04-01 Sperry Corporation Fast scan/set testable latch using two levels of series gating with two current sources
US4628217A (en) * 1984-03-22 1986-12-09 Sperry Corporation Fast scan/set testable latch using two levels of series gating with one current source
JPS60223250A (ja) * 1984-04-19 1985-11-07 Toshiba Corp 情報伝送装置
US4608669A (en) * 1984-05-18 1986-08-26 International Business Machines Corporation Self contained array timing
JPH0772744B2 (ja) * 1984-09-04 1995-08-02 株式会社日立製作所 半導体集積回路装置
JPS61226844A (ja) * 1985-03-30 1986-10-08 Nec Corp 論理回路のシミユレ−シヨン制御方法
US4644265A (en) * 1985-09-03 1987-02-17 International Business Machines Corporation Noise reduction during testing of integrated circuit chips
US4712213A (en) * 1985-12-11 1987-12-08 Northern Telecom Limited Flip status line
US4680761A (en) * 1986-01-30 1987-07-14 Burkness Donald C Self diagnostic Cyclic Analysis Testing System (CATS) for LSI/VLSI
US4669081A (en) * 1986-02-04 1987-05-26 Raytheon Company LSI fault insertion
US4726023A (en) * 1986-05-14 1988-02-16 International Business Machines Corporation Determination of testability of combined logic end memory by ignoring memory
JPS6329276A (ja) * 1986-07-23 1988-02-06 Hitachi Ltd 論理ｌｓｉ
JPH0766943B2 (ja) * 1986-10-16 1995-07-19 フェアチャイルド セミコンダクタ コーポレーション 集積回路及びそのレイアウト方法
US6522985B1 (en) * 1989-07-31 2003-02-18 Texas Instruments Incorporated Emulation devices, systems and methods utilizing state machines
US5155432A (en) * 1987-10-07 1992-10-13 Xilinx, Inc. System for scan testing of logic circuit networks
US4855669A (en) * 1987-10-07 1989-08-08 Xilinx, Inc. System for scan testing of logic circuit networks
US4962474A (en) * 1987-11-17 1990-10-09 International Business Machines Corporation LSSD edge detection logic for asynchronous data interface
US4876684A (en) * 1988-02-11 1989-10-24 John Fluke Mfg. Co., Inc. Method of and apparatus for diagnosing failures in read only memory systems and the like
US4875209A (en) * 1988-04-04 1989-10-17 Raytheon Company Transient and intermittent fault insertion
EP0356538B1 (en) * 1988-08-27 1993-12-22 International Business Machines Corporation Arrangement in data processing system for system initialization and reset
US5079725A (en) * 1989-11-17 1992-01-07 Ibm Corporation Chip identification method for use with scan design systems and scan testing techniques
US5450415A (en) * 1992-11-25 1995-09-12 Matsushita Electric Industrial Co., Ltd. Boundary scan cell circuit and boundary scan test circuit
US5621740A (en) * 1993-05-14 1997-04-15 Matsushita Electric Industrial Co., Ltd. Output pad circuit for detecting short faults in integrated circuits
US5463338A (en) * 1993-06-07 1995-10-31 Vlsi Technology, Inc. Dual latch clocked LSSD and method
US5475815A (en) * 1994-04-11 1995-12-12 Unisys Corporation Built-in-self-test scheme for testing multiple memory elements
US5612965A (en) * 1994-04-26 1997-03-18 Unisys Corporation Multiple memory bit/chip failure detection
US5666371A (en) * 1995-02-24 1997-09-09 Unisys Corporation Method and apparatus for detecting errors in a system that employs multi-bit wide memory elements
US5701313A (en) * 1995-02-24 1997-12-23 Unisys Corporation Method and apparatus for removing soft errors from a memory
US5511164A (en) * 1995-03-01 1996-04-23 Unisys Corporation Method and apparatus for determining the source and nature of an error within a computer system
US5784382A (en) * 1995-03-01 1998-07-21 Unisys Corporation Method and apparatus for dynamically testing a memory within a computer system
US5821773A (en) * 1995-09-06 1998-10-13 Altera Corporation Look-up table based logic element with complete permutability of the inputs to the secondary signals
US5684808A (en) * 1995-09-19 1997-11-04 Unisys Corporation System and method for satisfying mutually exclusive gating requirements in automatic test pattern generation systems
US5869979A (en) * 1996-04-05 1999-02-09 Altera Corporation Technique for preconditioning I/Os during reconfiguration
US6185709B1 (en) * 1998-06-30 2001-02-06 International Business Machines Corporation Device for indicating the fixability of a logic circuit
US6184707B1 (en) 1998-10-07 2001-02-06 Altera Corporation Look-up table based logic element with complete permutability of the inputs to the secondary signals
US6469949B1 (en) 2001-05-11 2002-10-22 International Business Machines Corp. Fuse latch array system for an embedded DRAM having a micro-cell architecture
US7466156B2 (en) * 2004-03-25 2008-12-16 International Business Machines Corporation System of digitally testing an analog driver circuit

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3582633A (en) * 1968-02-20 1971-06-01 Lockheed Aircraft Corp Method and apparatus for fault detection in a logic circuit
US3675200A (en) * 1970-11-23 1972-07-04 Ibm System for expanded detection and correction of errors in parallel binary data produced by data tracks
US3815025A (en) * 1971-10-18 1974-06-04 Ibm Large-scale integrated circuit testing structure
US3783254A (en) * 1972-10-16 1974-01-01 Ibm Level sensitive logic system
US3784907A (en) * 1972-10-16 1974-01-08 Ibm Method of propagation delay testing a functional logic system
US3761695A (en) * 1972-10-16 1973-09-25 Ibm Method of level sensitive testing a functional logic system
US3961254A (en) * 1974-12-20 1976-06-01 International Business Machines Corporation Testing embedded arrays
US4006492A (en) * 1975-06-23 1977-02-01 International Business Machines Corporation High density semiconductor chip organization
US4063080A (en) * 1976-06-30 1977-12-13 International Business Machines Corporation Method of propagation delay testing a level sensitive array logic system
US4063078A (en) * 1976-06-30 1977-12-13 International Business Machines Corporation Clock generation network for level sensitive logic system
US4051353A (en) * 1976-06-30 1977-09-27 International Business Machines Corporation Accordion shift register and its application in the implementation of level sensitive logic system
US4100605A (en) * 1976-11-26 1978-07-11 International Business Machines Corporation Error status reporting
US4167041A (en) * 1977-04-05 1979-09-04 International Business Machines Corporation Status reporting
US4225957A (en) * 1978-10-16 1980-09-30 International Business Machines Corporation Testing macros embedded in LSI chips

Also Published As

Publication number Publication date
EP0009572B1 (de) 1981-12-30
EP0009572A2 (de) 1980-04-16
US4298980A (en) 1981-11-03
DE2842750A1 (de) 1980-04-10
DE2961692D1 (en) 1982-02-18
IT7925850A0 (it) 1979-09-20
EP0009572A3 (en) 1980-05-14
JPS55116279A (en) 1980-09-06
BR7906298A (pt) 1980-07-08
CA1126413A (en) 1982-06-22
JPS6049262B2 (ja) 1985-10-31

Similar Documents

Publication Publication Date Title
IT1162778B (it) Apparecchiatura per provare circuiti semiconduttori integrati
Eichelberger et al. A logic design structure for LSI testability
EP0628831B1 (en) Bidirectional boundary scan test cell
US5570375A (en) IEEE Std. 1149.1 boundary scan circuit capable of built-in self-testing
EP0240719B1 (en) Shift register latch arrangement for enhanced testability in differential cascode voltage switch circuit
US4580137A (en) LSSD-testable D-type edge-trigger-operable latch with overriding set/reset asynchronous control
FR2203543A5 (it)
DE2964292D1 (en) Large scale integrated circuit wafer and method of testing same
IT1045381B (it) Metodo per provare il ritardo di profagazione di un sistema lorico
IT1100622B (it) Dispositivo per la prova di circuiti integrati
DE69321207D1 (de) Abtastprüfung für integrierte Schaltkreise
Wagner et al. Design for testability of analog/digital networks
Ogihara et al. Test generation for scan design circuits with tri-state modules and bidirectional terminals
EP0358371B1 (en) Enhanced test circuit
Lee A hierarchical analog test bus framework for testing mixed-signal integrated circuits and printed circuit boards
Muris Integrating boundary scan test into an ASIC design flow
Segers The impact of testing on VLSI design methods
JPS6262552A (ja) 大規模集積回路
Grassl et al. A function-independent self-test for large programmable logic arrays
Hetherington et al. Test generation and Design for Test for a Large Multiprocessing DSP
JPS54151478A (en) Pin connection checking system of integrated circuits being tested in integrated circuit testing apparatus
Starke An efficient self-test strategy for testing VLSI chips
Mulder et al. Layout and test design of synchronous LSI circuits
JPS6154470A (ja) テスト容易化回路
Huang et al. Logic model optimization for LSSD structures