GB899259A - A time-delay line incorporating an electric analogue differential analyser - Google Patents
A time-delay line incorporating an electric analogue differential analyserInfo
- Publication number
- GB899259A GB899259A GB64059A GB64059A GB899259A GB 899259 A GB899259 A GB 899259A GB 64059 A GB64059 A GB 64059A GB 64059 A GB64059 A GB 64059A GB 899259 A GB899259 A GB 899259A
- Authority
- GB
- United Kingdom
- Prior art keywords
- integrator
- integrators
- delayed
- output
- over
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06G—ANALOGUE COMPUTERS
- G06G7/00—Devices in which the computing operation is performed by varying electric or magnetic quantities
- G06G7/48—Analogue computers for specific processes, systems or devices, e.g. simulators
- G06G7/62—Analogue computers for specific processes, systems or devices, e.g. simulators for electric systems or apparatus
- G06G7/625—Analogue computers for specific processes, systems or devices, e.g. simulators for electric systems or apparatus for filters; for delay lines
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H11/00—Networks using active elements
- H03H11/02—Multiple-port networks
- H03H11/26—Time-delay networks
- H03H11/265—Time-delay networks with adjustable delay
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Mathematical Physics (AREA)
- General Physics & Mathematics (AREA)
- Measurement Of Resistance Or Impedance (AREA)
Abstract
899,259. Electric analogue calculating. TESLA, NARODNI PODNIK. Jan. 7, 1959, No. 640/59. Class 37. A delay line comprises an electric analogue differential analyser arranged to solve the wave equation with initial conditions for t = 0 and boundary conditions for x = 0 and for x = X, an arbitrary limiting value of x. where x, t are independent variables of space and time; v is a constant velocity of propagation; u(x,t) is a function of the independent variables; f (t) represents the function of time which is to be delayed. The general solution of (1) has the form where F1(t) and F2(t) represent arbitrary functions of t and the terms in F1 and F2 represent generated and reflected waves; so that for non-reflection F2 = 0 when equation 5 is satisfied. It is shown that, by the method of differences, wherein interval [0, X] is divided into n parts over which x acquires discrete values xk fulfilling x0 = 0; xk > xk - 1 for k = 1, 2, 3 .... ... n; xn = X the solution of equation 1 under the prescribed conditions is approximately the solution of equations where u0(t) = f (t) #x X and it is shown that for # = #- and #x = - v n Equations 9, 10 are soluble by a delay line (Fig. 1) comprising two double summation integrators In-2 and In-1 of the kind described in Specification 868,612 followed by a simple integrator In in tandem. Each generalized integrator (k = n, n - 1, n 2, &c.) Ik has a D.C. amplifier A whose input is earthed over capacitance C1 in series with resistance Ro; the generalized node Sk (k = n, n 1, n - 2, &c.) of Ro and C1 being connected to the preceding integrator over R1, to the amplifier output over feed-back resistance R¢ (= ¢R1) and to the output of the succeeding integrator over feed-back resistance R1. Amplifiers A are shunted by capacitors C2, C2 in series whose junction is earthed over R2. Integrator In comprises an amplifier A shunted by R3 and C3 with R3 in series with its input. In operation the input signal - Un-3 to be delayed is fed to the input of the first double summation integrator; e.g. to node Sn-2 as shown with S and S<1> disconnected, developing a signal +Án-2 at node Sn-1 and a signal - un-1 at node Sn so that the signal output +Án appears on the output tn of the simple integrator In as the required delayed signal. Additional delay may be introduced by adding further integrators In-3 and In-4 (not shown) in tandem ahead of In-2 and connected to inputs S and S<1> thereof similarly to the connection between In-2 and In-1. Component values are established by the relations An alternative form of delay line is described (Figs. 2a, 2b, 2c, not shown) comprising an electric analogue differential analyser chain embodying modified integrators wherein each integrator has two series resistance inputs and two series resistance outputs; the inputs being connected to the outputs of the preceding and next preceding integrators and the outputs to the outputs of the succeeding and the next succeeding integrators; the system giving greater accuracy. A mathematical analysis is given. The passive elements may be mounted on panels with remote amplifiers, and interconnected by patch connectors; and the time delay of the line may be regulated in steps of # from # to n#, and may be arranged to yield n output signals delayed by successive steps; given by which may be combined to simulate the weighting function of a generalised four-terminal network. Waveforms may be generated by energizing the line with a Heaviside unit function voltage, and multiplying and combining the individual delayed output voltages by appropriate weighting values.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB64059A GB899259A (en) | 1959-01-07 | 1959-01-07 | A time-delay line incorporating an electric analogue differential analyser |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB64059A GB899259A (en) | 1959-01-07 | 1959-01-07 | A time-delay line incorporating an electric analogue differential analyser |
Publications (1)
Publication Number | Publication Date |
---|---|
GB899259A true GB899259A (en) | 1962-06-20 |
Family
ID=9707894
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB64059A Expired GB899259A (en) | 1959-01-07 | 1959-01-07 | A time-delay line incorporating an electric analogue differential analyser |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB899259A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10998730B1 (en) | 2019-04-26 | 2021-05-04 | NeoVolta, Inc. | Adaptive solar power battery storage system |
-
1959
- 1959-01-07 GB GB64059A patent/GB899259A/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10998730B1 (en) | 2019-04-26 | 2021-05-04 | NeoVolta, Inc. | Adaptive solar power battery storage system |
US11605952B1 (en) | 2019-04-26 | 2023-03-14 | NeoVolta, Inc. | Adaptive solar power battery storage system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1514162A (en) | Directional enhancement system for quadraphonic decoders | |
ES417457A1 (en) | Four-quadrant multiplier circuit | |
US3737783A (en) | Signal-to-noise ratio improving device for receiving systems having two wave collectors | |
GB899259A (en) | A time-delay line incorporating an electric analogue differential analyser | |
GB1310572A (en) | Computing circuits | |
US3309510A (en) | Analog multiplier | |
GB1332788A (en) | Automatic test equipment | |
GB1271813A (en) | Analogue multiplier | |
GB1427912A (en) | Bucket brigade circuit | |
US2962217A (en) | System of producing curve from pulse data | |
US4366346A (en) | Artificial reverberation apparatus | |
US3440414A (en) | Anti-logarithmic computing circuit | |
US3141969A (en) | Method of and apparatus for performing computations | |
US3432761A (en) | Method and electronic system for improving a control signal-to-noise ratio in high noise environment electronic systems | |
GB1427911A (en) | Bucket brigade circuit | |
US3129325A (en) | Equation solver | |
GB1236912A (en) | A method for the multiplication of electrical signals | |
US2952408A (en) | Electronic multiplier | |
Zhang et al. | Research on extended duffing equation and its dynamics | |
RU2172001C2 (en) | Target coordinate tracker | |
GB1038783A (en) | Electronic computer | |
GB1013785A (en) | Improvements in or relating to the simulation of radar displays | |
SU452014A1 (en) | Device for modeling a link with distributed parameters | |
SU151051A1 (en) | The method of building a static functional converter | |
SU610066A1 (en) | Arrangement for identification of non-stationary objects of second order |