GB780431A - Improvements in or relating to electronic calculating apparatus - Google Patents
Improvements in or relating to electronic calculating apparatusInfo
- Publication number
- GB780431A GB780431A GB2700354A GB2700354A GB780431A GB 780431 A GB780431 A GB 780431A GB 2700354 A GB2700354 A GB 2700354A GB 2700354 A GB2700354 A GB 2700354A GB 780431 A GB780431 A GB 780431A
- Authority
- GB
- United Kingdom
- Prior art keywords
- cycle
- minor
- store
- digit
- remainder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/4915—Multiplying; Dividing
- G06F7/4917—Dividing
Landscapes
- Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
780,431. Digital electric calculating-apparatus. BRITISH TABULATING MACHINE CO., Ltd. Sept. 17, 1954, No. 27003/54. Class 106 (1). In electronic calculating-apparatus, division of decimal values is performed in a predetermined number of major cycles during each of which the divisor is repeatedly subtracted from a first remainder value until the difference becomes negative, further subtraction being then prevented and a quotient digit read out, the divisor is added to the negative difference and the sum is multiplied by ten to form a second remainder value, the first remainder value for one cycle being formed by the replacement of the least significant digit of the second remainder value of the previous cycle by a dividend digit and being formed from zero for the first cycle and the dividend digits being taken in sequence one for each cycle, commencing with the most significant. The elec. tronic calculator described is similar to that of Specification 767,692 including stores 1, 2 and 3, each comprising four shifting registers corresponding to code components 1, 2, 4, 8 of the decimal digit values; an adding unit 29 and a complementing circuit 42. A control unit (Fig. 2, not shown) comprises an arrangement of bi-stable trigger circuits and gates controlled by a " primary timer " (not shown) defining a minor cycle of 16 pulse periods, and a " programme timer " each stage of which may be used to control a separate calculating operation. The division operation commences with a preliminary minor cycle during which the dividend in store 1 (which may be entered from a punched card) is shifted so that the most significant digit is in the right-most position ; this is effected by a plug socket connection which determines the number of shift pulses applied over line 9c to gate 12, the control unit raising the potential on gate control lines M2, M7. Each of the following major cycles comprises eleven minor cycles during the first of which control lines D6, P1, P3, P5, A7, A10 are raised in potential ; this causes the divisor in store 2 to pass to the adder 29 via highway 31 and complementer 42 so that it is subtracted from the remainder in store 3 (zero during the first major cycle) passed to highway 30 together with the first dividend digit allowed through gates 71 by a pulse on line M5, the difference being fed back to 3 through gates 56. During the following minor cycles, the divisor in 2 is again subtracted from the remainder in 3, and a pulse is entered in a decimal minor cycle counter comprising four binary stages with gate connections for effecting a reset to zero when ten pulses have been received. When the remainder goes negative, however, a " 9 " in the highest denomination is detected by circuit 701-703 which raises the potential on line 599 thereby preventing further subtractions and causing the value registered on the minor cycle counter (representing the quotient digit) to be gated over line 650 to store 1 where it replaces the dividend digit read out. At the end of the tenth minor cycle, when the minor cycle counter is stepped to " 9," control lines D6, P1, P2, P5 are raised in potential to cause the divisor to be added to the remainder, and the sum sent to store 3 with a shift to the left (since one shift pulse less than is required for a complete recirculation is applied via gate 52 to the store). The dividend in store 1 also is shifted by applying one pulse short to line 9c. The major cycles are counted by a four-stage binary counter, similar to the predetermined minor cycle counters described in Specification 767,692, which may be set by a plug socket connection to produce a carry output to end the division after 1, 2, ... or 9 cycles. In a modification, the number of minor cycles in each major cycle instead of being constant, is the minimum necessary, i.e. it depends on the number of subtractions required.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB2700354A GB780431A (en) | 1954-09-17 | 1954-09-17 | Improvements in or relating to electronic calculating apparatus |
US527738A US2932450A (en) | 1954-09-17 | 1955-08-11 | Electronic calculating apparatus |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB2700354A GB780431A (en) | 1954-09-17 | 1954-09-17 | Improvements in or relating to electronic calculating apparatus |
Publications (1)
Publication Number | Publication Date |
---|---|
GB780431A true GB780431A (en) | 1957-07-31 |
Family
ID=10252609
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB2700354A Expired GB780431A (en) | 1954-09-17 | 1954-09-17 | Improvements in or relating to electronic calculating apparatus |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB780431A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3059851A (en) * | 1957-04-30 | 1962-10-23 | Emi Ltd | Dividing apparatus for digital computers |
GB2116757A (en) * | 1982-02-03 | 1983-09-28 | Hitachi Ltd | Division apparatus |
-
1954
- 1954-09-17 GB GB2700354A patent/GB780431A/en not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3059851A (en) * | 1957-04-30 | 1962-10-23 | Emi Ltd | Dividing apparatus for digital computers |
GB2116757A (en) * | 1982-02-03 | 1983-09-28 | Hitachi Ltd | Division apparatus |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB815751A (en) | Improvements in electric calculators and accumulators therefor | |
US3535498A (en) | Matrix of binary add-subtract arithmetic units with bypass control | |
GB1011245A (en) | Improvements in or relating to digital computers | |
GB1071726A (en) | Improvements in or relating to calculating apparatus | |
US3249745A (en) | Two-register calculator for performing multiplication and division using identical operational steps | |
GB913605A (en) | Improvements in or relating to electronic calculating apparatus | |
GB780431A (en) | Improvements in or relating to electronic calculating apparatus | |
GB1238920A (en) | ||
GB1098853A (en) | Computing machine | |
GB742869A (en) | Impulse-circulation electronic calculator | |
US2932450A (en) | Electronic calculating apparatus | |
GB882751A (en) | Error detection system | |
GB802705A (en) | Improvements in or relating to digital calculating apparatus | |
GB1042786A (en) | Improvements in or relating to calculating machines | |
GB1347832A (en) | Dividing device for normalizing and dividing decimal numbers | |
GB876988A (en) | Improvements in or relating to digital computers | |
US3521043A (en) | Ripple-free binary coded decimal accumulator forming correct result during single memory accessing cycle | |
GB869703A (en) | Electronic computer | |
GB819579A (en) | Improvements in or relating to electronic calculating apparatus | |
GB892622A (en) | Improvements relating to digital dividing apparatus | |
GB1127352A (en) | Computing machine | |
GB960951A (en) | Fast multiply system | |
US3758767A (en) | Digital serial arithmetic unit | |
GB767692A (en) | Improvements in or relating to electronic calculating apparatus | |
GB823374A (en) | Improvements in or relating to electronic calculating apparatus |