GB2566178A - Method of operation of a fail-safe solid state relay - Google Patents

Method of operation of a fail-safe solid state relay

Info

Publication number
GB2566178A
GB2566178A GB1818881.3A GB201818881A GB2566178A GB 2566178 A GB2566178 A GB 2566178A GB 201818881 A GB201818881 A GB 201818881A GB 2566178 A GB2566178 A GB 2566178A
Authority
GB
United Kingdom
Prior art keywords
state
self
flag
tests
fail
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB1818881.3A
Other versions
GB201818881D0 (en
Inventor
Martin Stuckey David
Wilhelm Farnschlaeder Udo
Anthony Strike Michael
Malcolm Smart Alastair
J Mauro David
Malcolm Summons Keith
Graham Brent
David Semkow Marc
Lise Owens Marie
Ekonanto Heria
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
David Stuckey Investments Pty Ltd
Original Assignee
David Stuckey Investments Pty Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from AU2016902175A external-priority patent/AU2016902175A0/en
Application filed by David Stuckey Investments Pty Ltd filed Critical David Stuckey Investments Pty Ltd
Publication of GB201818881D0 publication Critical patent/GB201818881D0/en
Publication of GB2566178A publication Critical patent/GB2566178A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01HELECTRIC SWITCHES; RELAYS; SELECTORS; EMERGENCY PROTECTIVE DEVICES
    • H01H47/00Circuit arrangements not adapted to a particular application of the relay and designed to obtain desired operating characteristics or to provide energising current
    • H01H47/002Monitoring or fail-safe circuits
    • H01H47/004Monitoring or fail-safe circuits using plural redundant serial connected relay operated contacts in controlled circuit
    • H01H47/005Safety control circuits therefor, e.g. chain of relays mutually monitoring each other
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/08Modifications for protecting switching circuit against overcurrent or overvoltage
    • H03K17/081Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit
    • H03K17/0814Modifications for protecting switching circuit against overcurrent or overvoltage without feedback from the output circuit to the control circuit by measures taken in the output circuit
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/18Modifications for indicating state of switch
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K17/00Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/28Modifications for introducing a time delay before switching

Landscapes

  • Emergency Protection Circuit Devices (AREA)
  • Relay Circuits (AREA)
  • Acyclic And Carbocyclic Compounds In Medicinal Compositions (AREA)

Abstract

A method for operating a fail-safe programmable solid-state relay, the method comprising the steps of performing a set of self-tests at an initial start-up and cyclically during the powered state of the solid-state relay, wherein a self-test comprises continuously detecting and comparing a state of the at least one switch with an expected state therefor and wherein if any self-test within the set detects an unexpected state, substantially simultaneously therewith a failure flag is set in a non-volatile memory and the at least one switching circuits are set to a safe or default state; setting an integrity flag and an integrity count flag within the memory when all self-tests in the set are passed; and reading the failure flag from the memory at any subsequent start-up, wherein if the failure flag is not set, the integrity count flag is read and a set of self-tests is performed.
GB1818881.3A 2016-06-04 2017-06-05 Method of operation of a fail-safe solid state relay Withdrawn GB2566178A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
AU2016902175A AU2016902175A0 (en) 2016-06-04 Method of operation
PCT/AU2017/000126 WO2017205897A1 (en) 2016-06-04 2017-06-05 Method of operation of a fail-safe solid state relay

Publications (2)

Publication Number Publication Date
GB201818881D0 GB201818881D0 (en) 2019-01-02
GB2566178A true GB2566178A (en) 2019-03-06

Family

ID=60478187

Family Applications (1)

Application Number Title Priority Date Filing Date
GB1818881.3A Withdrawn GB2566178A (en) 2016-06-04 2017-06-05 Method of operation of a fail-safe solid state relay

Country Status (5)

Country Link
AU (1) AU2017274567A1 (en)
GB (1) GB2566178A (en)
SG (1) SG11201809810SA (en)
WO (1) WO2017205897A1 (en)
ZA (1) ZA201807681B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113390642B (en) * 2021-06-15 2023-04-18 潍柴动力股份有限公司 Automatic control method and system for engine switch and engine test run equipment

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120081824A1 (en) * 2010-09-29 2012-04-05 Krishnaswamy Gururaj Narendra Method and apparatus for sub-harmonic protection
WO2013033765A1 (en) * 2011-09-06 2013-03-14 David Stuckey Investments Pty Ltd Time delay relay
WO2017031527A1 (en) * 2015-08-26 2017-03-02 David Stuckey Investments Pty Ltd Solid-state relay

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20120081824A1 (en) * 2010-09-29 2012-04-05 Krishnaswamy Gururaj Narendra Method and apparatus for sub-harmonic protection
WO2013033765A1 (en) * 2011-09-06 2013-03-14 David Stuckey Investments Pty Ltd Time delay relay
WO2017031527A1 (en) * 2015-08-26 2017-03-02 David Stuckey Investments Pty Ltd Solid-state relay

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
JOHN J. KUMM et al., "Assessing the Effectiveness of Self-Tests and other monitoring Means in Protective Relays", 1995 Pennsylvannia Electric Assoc..., (19950525), URL: https://cdn.selinc.com/assets/Literature/Publications/Technical%20Papers/6004_AssessingEffectiveness_Web.pdf?v=20151130-143858 *

Also Published As

Publication number Publication date
ZA201807681B (en) 2019-07-31
AU2017274567A1 (en) 2018-11-22
GB201818881D0 (en) 2019-01-02
SG11201809810SA (en) 2018-12-28
WO2017205897A1 (en) 2017-12-07

Similar Documents

Publication Publication Date Title
TW200702996A (en) Using electrically programmable fuses to hide architecture, prevent reverse engineering, and make a device inoperable
TW201612916A (en) Anti-fuse type one-time programmable memory cell and anti-fuse type one-time programmable memory cell arrays
MX2012002118A (en) Interruptible nand flash memory.
TW201612909A (en) Semiconductor memory device, memory controller and memory system
TW201614669A (en) Error processing method, memory storage device and memory controlling circuit unit
JP2007174490A5 (en)
BR112017002023A2 (en) rotor for a reluctance machine, reluctance machine and method for making a rotor
TW201614659A (en) Semiconductor memory device including a dummy memory cell and method of programming the same
TW200632911A (en) Semiconductor memory and system apparatus
JP2014038603A5 (en)
GB2566178A (en) Method of operation of a fail-safe solid state relay
GB2556579A (en) Solid-state relay
ES2974420T3 (en) Programmable logic circuit for controlling an electrical installation, in particular a nuclear installation, and associated device
WO2015017389A3 (en) Circuits for voltage or current biasing static random access memory (sram) bitcells during sram reset operations, and related systems and methods
IL256588B (en) Memory cell, semiconductor integrated circuit device, and method for manufacturing semiconductor integrated circuit device
ATE446789T1 (en) SWITCHING NETWORK
ATE478367T1 (en) PROTECTION DEVICE FOR A PROGRAMMABLE DATA PROCESSING UNIT
IL255339B (en) Memory cell, semiconductor integrated circuit device, and method for manufacturing semiconductor integrated circuit device
JP2016183878A5 (en)
MY175149A (en) Washing machine
RU2011126465A (en) FAILURE DETECTION DEVICE IN THE RESERVED SYSTEM
MX2017011035A (en) Information processing device and information processing method.
HK1254771A1 (en) Safety circuit for the fail-safe shutdown of an electrically powered system
BR112016014359A2 (en) A method for manufacturing a customizable portable electronic device having a reprogrammable non-volatile memory for storing application programs and libraries, a customizable portable electronic device, and a portable electronic device customization system for customizing an electronic device having a nonvolatile memory.
IN2014DE02511A (en)

Legal Events

Date Code Title Description
REG Reference to a national code

Ref country code: HK

Ref legal event code: DE

Ref document number: 40000147

Country of ref document: HK

WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)