GB2541323B - Digital receivers - Google Patents

Digital receivers

Info

Publication number
GB2541323B
GB2541323B GB1619480.5A GB201619480A GB2541323B GB 2541323 B GB2541323 B GB 2541323B GB 201619480 A GB201619480 A GB 201619480A GB 2541323 B GB2541323 B GB 2541323B
Authority
GB
United Kingdom
Prior art keywords
digital receivers
receivers
digital
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
GB1619480.5A
Other versions
GB201619480D0 (en
GB2541323A (en
Inventor
Willcocks Ben
Born Chris
Marquina Miguel
Sharratt Andrew
Van Der Horst Allard
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Phyworks Ltd
Original Assignee
Phyworks Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Phyworks Ltd filed Critical Phyworks Ltd
Priority to GB1619480.5A priority Critical patent/GB2541323B/en
Publication of GB201619480D0 publication Critical patent/GB201619480D0/en
Publication of GB2541323A publication Critical patent/GB2541323A/en
Application granted granted Critical
Publication of GB2541323B publication Critical patent/GB2541323B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/0807Details of the phase-locked loop concerning mainly a recovery circuit for the reference signal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03012Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0054Detection of the synchronisation error by features other than the received signal transition
    • H04L7/007Detection of the synchronisation error by features other than the received signal transition detection of error based on maximum signal power, e.g. peak value, maximizing autocorrelation
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0334Processing of samples having at least three levels, e.g. soft decisions

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
GB1619480.5A 2010-06-28 2010-06-28 Digital receivers Active GB2541323B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB1619480.5A GB2541323B (en) 2010-06-28 2010-06-28 Digital receivers

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB1010850.4A GB2481593B (en) 2010-06-28 2010-06-28 Digital receivers
GB1619480.5A GB2541323B (en) 2010-06-28 2010-06-28 Digital receivers

Publications (3)

Publication Number Publication Date
GB201619480D0 GB201619480D0 (en) 2017-01-04
GB2541323A GB2541323A (en) 2017-02-15
GB2541323B true GB2541323B (en) 2017-05-24

Family

ID=42583096

Family Applications (2)

Application Number Title Priority Date Filing Date
GB1010850.4A Active GB2481593B (en) 2010-06-28 2010-06-28 Digital receivers
GB1619480.5A Active GB2541323B (en) 2010-06-28 2010-06-28 Digital receivers

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GB1010850.4A Active GB2481593B (en) 2010-06-28 2010-06-28 Digital receivers

Country Status (1)

Country Link
GB (2) GB2481593B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2498940A (en) * 2012-01-31 2013-08-07 Texas Instruments Ltd Optimising parameters in a data receiver using data waveform eye height measurements
US11606082B2 (en) 2021-05-20 2023-03-14 International Business Machines Corporation Adjustable phase shifter

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4789994A (en) * 1987-08-12 1988-12-06 American Telephone And Telegraph Company, At&T Bell Laboratories Adaptive equalizer using precursor error signal for convergence control
US7362837B2 (en) * 2003-08-29 2008-04-22 Intel Corporation Method and apparatus for clock deskew
WO2010071977A1 (en) * 2008-12-26 2010-07-01 Nortel Networks Limited Baseband recovery in wireless networks, base transceiver stations, and wireless networking devices

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2692281B2 (en) * 1989-07-31 1997-12-17 ソニー株式会社 Data processing device
US6084931A (en) * 1997-10-31 2000-07-04 Motorola, Inc. Symbol synchronizer based on eye pattern characteristics having variable adaptation rate and adjustable jitter control, and method therefor
US6731697B1 (en) * 2000-10-06 2004-05-04 Cadence Desicgn Systems, Inc. Symbol timing recovery method for low resolution multiple amplitude signals
EP1402645A4 (en) * 2001-05-03 2006-08-23 Coreoptics Inc Amplitude detection for controlling the decision instant for sampling as a data flow
GB2397982B (en) * 2003-01-28 2005-11-23 Phyworks Ltd Receiver
DE102006020107B3 (en) * 2006-04-29 2007-10-25 Infineon Technologies Ag Data receiver for use in serial data transmission system of e.g. semiconductor memory, has sampling unit connected with data signal input for sampling data signal amplitude and amplifying sampled data signal amplitude to specific value
US8015429B2 (en) * 2008-06-30 2011-09-06 Intel Corporation Clock and data recovery (CDR) method and apparatus

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4789994A (en) * 1987-08-12 1988-12-06 American Telephone And Telegraph Company, At&T Bell Laboratories Adaptive equalizer using precursor error signal for convergence control
US7362837B2 (en) * 2003-08-29 2008-04-22 Intel Corporation Method and apparatus for clock deskew
WO2010071977A1 (en) * 2008-12-26 2010-07-01 Nortel Networks Limited Baseband recovery in wireless networks, base transceiver stations, and wireless networking devices

Also Published As

Publication number Publication date
GB201619480D0 (en) 2017-01-04
GB2481593A (en) 2012-01-04
GB2481593B (en) 2016-12-28
GB2541323A (en) 2017-02-15
GB201010850D0 (en) 2010-08-11

Similar Documents

Publication Publication Date Title
EP2654566A4 (en) Digital detector
EP2666272A4 (en) Digital demodulator architecture
EP2599240A4 (en) Distributed digital reference clock
EP2590824A4 (en) Digital whiteboard system
GB201005465D0 (en) Television set
AU339973S (en) Television receiver
EP2579219A4 (en) Digital tachograph
GB201017575D0 (en) No title
GB201102513D0 (en) No title
AU335554S (en) Television
AU340667S (en) Television receiver
AU340584S (en) Television receiver
AU339974S (en) Television receiver
AU340668S (en) Television receiver
AU340585S (en) Television receiver
AU340620S (en) Television receiver
ZA201303918B (en) Improved solar receiver
AU340669S (en) Television receiver
ZA201303762B (en) Improved solar receiver
EP2525500A4 (en) Receiver
GB201105798D0 (en) No title
GB2481593B (en) Digital receivers
EP2555423A4 (en) Digital amplifier
GB201022034D0 (en) Digital turntable
GB201118411D0 (en) Not available