GB2526453A - A 3D solid-state arrangement for solid-state memory - Google Patents
A 3D solid-state arrangement for solid-state memory Download PDFInfo
- Publication number
- GB2526453A GB2526453A GB1513829.0A GB201513829A GB2526453A GB 2526453 A GB2526453 A GB 2526453A GB 201513829 A GB201513829 A GB 201513829A GB 2526453 A GB2526453 A GB 2526453A
- Authority
- GB
- United Kingdom
- Prior art keywords
- axis
- electrical connector
- coupled
- selecting device
- cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 230000015654 memory Effects 0.000 title claims abstract description 117
- 239000004020 conductor Substances 0.000 abstract description 8
- 230000005669 field effect Effects 0.000 abstract description 2
- 239000002184 metal Substances 0.000 abstract description 2
- 239000004065 semiconductor Substances 0.000 abstract description 2
- 239000000758 substrate Substances 0.000 description 14
- 125000006850 spacer group Chemical group 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- -1 Ge2Sb2Te5 Chemical class 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 150000004770 chalcogenides Chemical class 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009429 electrical wiring Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000012886 linear function Methods 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000012782 phase change material Substances 0.000 description 1
- 238000002135 phase contrast microscopy Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/06—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using single-aperture storage elements, e.g. ring core; using multi-aperture plates in which each individual aperture forms a storage element
- G11C11/061—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using single-aperture storage elements, e.g. ring core; using multi-aperture plates in which each individual aperture forms a storage element using elements with single aperture or magnetic loop for storage, one element per bit, and for destructive read-out
- G11C11/063—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using single-aperture storage elements, e.g. ring core; using multi-aperture plates in which each individual aperture forms a storage element using elements with single aperture or magnetic loop for storage, one element per bit, and for destructive read-out bit organised, such as 2 1/2D, 3D organisation, i.e. for selection of an element by means of at least two coincident partial currents both for reading and for writing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/003—Cell access
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
- G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
- G11C11/165—Auxiliary circuits
- G11C11/1659—Cell access
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5678—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using amorphous/crystalline phase transition storage elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
- H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
- H10B61/22—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors of the field-effect transistor [FET] type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/71—Three dimensional array
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/79—Array wherein the access device being a transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/826—Device geometry adapted for essentially vertical current flow, e.g. sandwich or pillar type devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8828—Tellurides, e.g. GeSbTe
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Semiconductor Memories (AREA)
Abstract
A three-dimensional 3D arrangement and orientation of memory cells, using macro cells, which reduces overhead wiring. Each macro cell (200, figure 2) comprises of a first electrical connector 206 extending along a first axis 216 and also along a second axis 218 which is perpendicular or orthogonal to the first axis, the first electrical connector coupled to a three terminal selecting device 208 such as an FET or Metal Semiconductor Field Effect Transistor (MESFET) coupled by means of a second electrical conductor 210 to a memory cell 212 such as a phase change memory (PCM) device or a Tunnel Magnetoresistance (TMR) memory device. A third electrical connector 214 associated with the macro cell is coupled to the memory cell 212 extending along the second axis 218 and along a third axis 220 which is perpendicular to both the first axis and the second axis. The macro cells are further arranged to be horizontally adjacent to each other, whereby a second macro cell is defined to comprise a fourth electrical connector coupled to a second three-terminal selecting device 280 , the fourth electrical connector extending along the first axis 216 and a fourth axis 302 that is parallel to the second axis and the fourth electrical connector 206 (LHS) is electrically coupled to the first electrical connector 206 (RHS); a fifth electrical connector 210 coupled to the second three-terminal selecting device 208 ; a second memory cell 212 coupled to the fifth electrical connector 210 disposed along the fourth axis; and a sixth electrical connector 214 coupled to the second memory cell 212 and extending along the fourth axis 302 and a fifth axis 304 that is parallel to the third axis 220.
Description
A 3D SOLID-STATE ARRANGEMENT FOR SOLD-STATE MEMORY [0001] Embodiments of the present invention generally relate to a phase change memory (PCM) cell and an arrangement thereof [0002] PCM is a type of non-volatile memory technology, PCM is an emerging technology and a candidate for storage class memory (SCM) applications and a serious contender to dislodge NOR and NAND flash memory in solid state storage applications and, in the case of NAND flash, solid-state drives (SSDs). PCM functions based upon switching a memory cell, typically based on chalcogenides such as Ge2Sb2Te5, between two stable states, a crystalline state and an amorphous state, by heating the memory cell. To heat the memory cell, an electrical current flows through the PCM cell. For an effective memory device, numerous PCM cells will be present in an array. Each of the PCM cells needs to be addressed, programmed and read with low overhead electrical wiring. The PCM cell is the phase-change cell itself, and PCM device, as discussed herein, is the set of PCM cells plus accompanying heaters (represented by a resistor in the electrical diagrams). The PCM device is the memory element herein, [0003] An array 100 of PCM cells is frequently arranged with a selecting transistor 102 in series with each memory cell 104 as shown in Figure 1A. Word lines (WL) and bitlines (BL) are arranged so that each memory cell 104 can be programmed or queried. A row of PCM cells is activated by a single word line WL and each one of the PCM cells 104 in that row will affect the bitline BL to which it is electrically connected according to the state of the PCM cells 104, i.e. according to the PCM cells 104 being in their high (amorphous) or low (crystalline) resistance state. As shown in Figure 1A, a simple array 100 oIPCM devices 106 is shown. The array 100 is atwo dimensional array because the PCM devices 106 are all arranged along a common plane.
[0004] h an alternative design commonly named "cross-point", shown in Figure B. Each interception of word lines WL in the x direction and bit lines BL in they direction has a PCM device 106, which includes the PCM cell 104 itself and its heater (represented by a resistor). Frequently, a selecting device is added in series with the PCM device. This selecting device can be a diode or a transistor. The selecting device, diode or transistor, added to the cross-point array 110, or alternatively, used externally to the array of PCM cells may frequently become the limiting factor on how dense can the PCM array become.
[0005] When the selecting device is added to the cross-point array, there will be one selecting device per PCM device 106. Current requirements of the PCM device t06 need to be met by the selecting device, In consequence, even when the PCM device 06 can be made small to the lithographic limit and occupy only 4F2 of area, where F is the half-pitch critical dimension in a lithographic technology, the selecting device might require 30F2 if it is a CMOS transistor or 10F2 if it is a bipolar transistor.
Optimized diodes, where efforts to make them very conductive might attend the current requirement of a PCM device using 4F2 area and are therefore very frequently considered as selecting device in cross point memories using PCM or any memory device requiring significant currents for operation.
[0006] Unfortunately, using diodes makes it very difficult to extend the concept of cross-point array 110 from a two-dimensional (2D) array to a three-dimensional (3D) array. In a 3D array, addressing the PCM devices 106 that are in the middle of the array is difficult, [0007] Therefore, there is a need for a PCM device that pennits each PCM cell to be accessed individually while minimizing the use of the surface area of the substrate over which the PCM device is disposed as well as minimizing the overhead wiring utilized to address PCM cells in the middle of the PCM 3D array, [0008] The present invention generally relates to PCM cells and arrangements thereof Even though the descriptions use PCM devices, this is only used for illustrative purposes, Other memory devices, such as a tunnel magnetoresislance (TMR) memory device, can be used as well without departing from the spirit of this invention. In one embodiment, a three-dimensional memory array comprises a first macro cell and a second macro cell, The first macro cell comprises a first three-terminal selecting device, which could be a metal semiconductor field effect transistor (MIESFET) or another three-terminal selecting device; a first electrical connector coupled to the first three-terminal selecting device, the first electrical connector extending along a first axis and a second axis perpendicular to the first axis; a second electrical connector coupled to the first three-terminal selecting device; a first memory cell coupled to the second electrical connector, the first memory cell disposed along the second axis; and a third electrical connector coupled to the first memory cell, the third electrical connector extending along the second axis and a third axis perpendicular to both the second axis and the first axis. The a second macro cell comprises a second three-terminal selecting device; a fourth electrical connector coupled to the second three-terminal selecting device, the fourth electrical connector extends along a fourth axis that is parallel to the first axis, the fourth electrical connector also extends along the second axis, the fourth electrical connector is electrically coupled to the first electrical connector; a fifth electrical connector coupled to the second three-terminal selecting device; a second memory cell coupled to the fifth electrical connector, the second memory cell disposed along the second axis; and a sixth electrical connector coupled to the second memory cell, the sixth electrical connector extending along the second axis and a fifth axis that is parallel to the third axis, the sixth electrical connector is electrically coupled to the third electrical connector. An electrically insulating spacer is coupled between the third electrical connector and the fourth electrical connector.
[0009] In another embodiment, a three-dimensional memory array comprises a first macro cell and a second macro cell. The first macro cell comprises a first three- terminal selecting device; a first electrical connector coupled to the first three-terminal selecting device, the first electrical connector extending along a first axis and a second axis perpendicular to the first axis; a second electrical connector coupled to the first three-terminal selecting device; a first memory cell coupled to the second electrical connector, the first memory cell disposed along the second axis; and a third electrical connector coupled to the first memory cell, the third electrical connector extending along the second axis and a third axis perpendicular to both the second axis and the first axis. The second macro cell comprises a second three-terminal selecting device; a fourth electrical connector coupled to the second three-terminal selecting device, the fourth electrical connector extends along the first axis and a fourth axis that is parallel to the second axis and the second electrical connector is electrically coupled to the first electrical connector; a fifth electrical connector coupled to the second three-terminal selecting device; a second memory cell coupled to the fifth electrical connector, the second memory cell disposed along the fourth axis; and a sixth electrical connector coupled to the second memory cell, the sixth electrical connector extending along the fourth axis and a fifth axis that is parallel to the third axis.
[0010] lii another embodiment, a three-dimensional memory array comprises a first macro cell, a second macro cell, and a third macro cell. The first macro cell comprises a first three-terminal selecting device; a first electrical connector coupled to the first three-terminal selecting device, the first electrical connector extending along a first axis and a second axis perpendicular to the first axis; a second electrical connector coupled to the first three-ternilnal selecting device; a first memory cell coupled to second electrical connector, the first memory cell disposed along the second axis; and a third electrical connector coupled to the first memory cell, the third electrical connector extending along the second axis and a third axis perpendicular to both the second direction and the first direction. The second macro cell comprises a second three-terminal selecting device; a fourth electrical connector coupled to the second three-terminal selecting device, the fourth electrical connector extends along the second axis and a fourth axis parallel to the first axis, the fourth electrical connector is electrically coupled to the first electrical connector; a fifth electrical connector coupled to the second three-terminal selecting device; a second memory cell coupled to the fifth electrical connector, the second memory cell disposed along the second axis; and a sixth electrical connector coupled to the second memory cell, the sixth electrical connector extending along the second axis and a fifth axis parallel to the third axis, the sixth electrical connector is electrically coupled to the third electrical connector. The three-dimensional memory array also comprises a first electrically insulating spacer coupled beiween ihe third electrical connector and ihe fourth electrical connector. The third macro cell comprises a third three-terminal selecting device; a seventh electrical connector coupled to the third three-terminal selecting device, the seventh electrical connector extending along the first axis and a sixth axis parallel to the second axis, the seventh electrical connector is electrically coupled to the first electrical connector; an eighth electrical connector coupled to the third three-terminal selecting device; a third memory cell coupled to the eighth electrical connector, the third memory cell disposed along the sixth axis; and a ninth electrical connector coupled to the third memory cell, the ninth electrical connector extending along the sixth axis and a seventh axis parallel to the third axis.
[0011] So that the manner in which the above recited features of the present invention can be understood in detail, a more particular description of the invention, briefly summarized above, may be had by reference to embodiments, some of which are illustrated in the appended drawings. It is to be noted, however, that the appended drawings illustrate only typical embodiments of this invention and are therefore not to be considered limiting of its scope, for the invention may admit to other equally effective embodiments.
[0012] In the drawings: [0013] Figure IA is a schematic isometric view of a prior art memory cell 100.
[0014] Figure lB is a schematic cross-sectional view of a prior art memory cell 110.
[0015] Figure 2 is an isometric illustration of a macro cell 200 for use in a PCM cell according to one embodiment.
[0016] Figure 3 is an isometric view of a PCM-based building block array 300 having two macro cells 200A, 200B arranged side by side.
[0017] Figure 4 is a schematic isometric view of a PCM-based memory building block array 400 having a plurality of macro cells 200A-200D arranged side by side.
[0018] Figure 5 is a schematic isometric view of a 3D PCM-based memory array 500 having a plurality of macro cells 200A-200H, [0019] Figures 6A-6D are schematic isometric illustrations of a 3D PCM-based array 600 according to one embodiment.
[0020] To Facilitate understanding, identical reference numerals have been used, where possible, to designate identical elements that are common to the figures. It is contemplated that elements disclosed in one embodiment may be beneficially utilized on other embodiments without specific recitation.
[0021] In the following, reference is made to embodiments of the invention.
However, it should be understood that the invention is not limited to specific described embodiments. Instead, any combination of the following features and elements, whether related to different embodiments or not, is contemplated to implement and practice the invention. Furthermore, although embodiments of the invention may achieve advantages over other possible solutions and/or over the prior art, whether or not a particular advantage is achieved by a given embodiment is not limiting of the invention. Thus, the following aspects, features, embodiments and advmtages are merely illustrative and are not considered elements or limitations of the appended claims except where explicitly recited in a claim(s). Lilcese, reference to "the invention" shall not be construed as a generalization of any inventive subject matter disclosed herein and shall not be considered to be an element or limitation of the appended claims except where explicitly recited in a claim(s).
[0022] The present invention generally relates to a PCM cell and arrangements thereof. The PCM cell is used as illustrative purposes only. It is contemplated that other memory cells like tunnel magneto-resistive (TMR) cells, or other memory cell element where information is stored by its change of resistance, could be used without departing from the spirit of the invention, In the case of spin-transfer torque TIvJIR, current for the switching of the cell need to be required in two directions, and such a requirement will also be attended by the invention in this patent application. A PCM-based building block as used herein is comprised of numerous macro cells. Figure 2 is an isometric illustration of a macro cell 200 according to one embodiment, The macro cell 200 includes an electrically insulating spacer 202 at the bottom of the macro cell 200 in order to electrically insulate the macro cell 200 from underlying conductive material, such as transistors or adjacent macro cells, Suitable materials that may be utilized for the electrically insulating spacer 202 include silicon dioxide, silicon nitride, and silicon oxynitride.
[0023] The macro cell 200 also includes a selecting three-terminal device 208, which could be a MESFET, As will be discussed below, the three-terminal selecting device 208 will have its gate electrode ifit is a MESFET coupled to a control device external to the three-dimensional array to deliver electrical voltage or current to the gate electrode of that three-terminal device 208. The three-terminal device 208 is electrically coupled to a first electrical connector 206, The first electrical connector extends along a first axis 216 as well as a second axis 218 that is perpendicular to the first axis 216. As shown in Figure 2, the three-terminal device 208 is coupled to the first electrical connector 206 along the second axis 218. It should additionally be noted that the gate of the three-terminal device 208 extends along another axis 222 that is perpendicular to both the first axis 216 and the second axis 218. The portion of the first electrical connector 206 that extends along the first axis 2 t6 is utilized to provide electrical current to the source of the three-terminal device 208. Those skilled in the art will recognize that a MESFET can be a completely symmetric device and its source and drain terminals be defined only after voltage levels are applied. In such, a MESFET will support current flow in two directions through the memory cell element.
[0024] The macro cell 200 also includes a memory cell 212 that is disposed along the second axis 218 and electrically coupled to the three-terminal device 208 by a second electrical connector 210. The second electrical connector 210 is coupled to both the drain of the three-terminal device 208, if the three-terminal device 208 is a MIESFET, as well as the memory element. The memory cell 212 is also coupled to a third electrical connector 2t4. The third electrical connector 214 extends both along the second axis 218 and along a third axis 220 that is perpendicular to both the first axis 216 and the second axis 218. Another electrically insulating spacer 204 is coupled to the third electrical connector 2t4 to electrically insulate the macro cell 200 from adjacent macro cells.
[0025] To address the macro cell 200, electrical voltage or current is applied to three distinct locations of the macro cell 200. First, electrical voltage or current is applied to the first electrical connector 206, Second, electrical voltage or current is applied to the gate of the three-terminal device 208 if the three-terminal device 208 is a MESFET. Third, electrical voltage or current is applied to the third electrical connector 214. When all three voltages or currents are applied to the same macro cell 200, ihen ihe macro cell 200 is addressed such that data may be written or read from the memory cell 22. Memory cell 212 in this illustrative description represents the PCM cell and its heater, but other memory cell elements could be used such as magnetoresitive memory elements or other variable resistance elements as well.
[0026] Figure 3 is an isometric view of a PCM-based building block array 300 having two macro cells 200A, 200B arranged side by side. As can be seen from Figure 3, each macro cell 200A, 200B contains electrically insulating spacers 202, 204, first electrical connectors 206, selecting three-terminal device 208, second electrical connectors 210, memory cells 212, and third electrical connectors 214.
However, while the first electrical connector 206 of one of the macro cells 200A extends along both the first axis 2t6 and the second axis 218, the first electrical connector 206 of the other macro cell 200B extends along the first axis 216 and another axis 302 that is parallel to the second axis 218 and perpendicular to the first axis 216, Additionally, the third electrical connector 214 of one macro cell 200B extends along an axis 304 that is parallel to the third axis 220. Finally, the selecting three-terminal device 208 of one macro ccli 200B extends along an axis 306 that is parallel to the axis 222 that the three-terminal device 208 of the other macro cell 200A extends along.
[0027] In addition to extending along the first axis 216, the first electrical connectors 206 of both macro cells 200A, 200B are electrically connected together.
Thus, when electrical current is applied to the first electrical connector 206 of one macro cell 200A, electrical current is also applied to the first electrical connector 206 of the other macro cell 200B. Additionally, when electrical current is applied to the first electrical connectors 206, electrical current is also applied to the source of the three-terminal devices 208 of both macro cells 200A, 200B.
[0028] Figure 4 is a schematic isometric view of a PCM-based memoiy building block array 400 having a plurality of macro cells 200A-200D arranged side by side.
Macro cells 200A, 200B are as discussed above with regards to Figure 3, but two additional macro cells 200C, 200D have been added. Similar to macro cells 200A, 200B, macro cells 200C, 200D each have electrically insulating spacers 202, 204, first electrical connectors 206, three-terminal devices 208, second electrical connectors 210, memory cells 212, and third electrical connectors 214. However, the first electrical connectors 206 lbr macro cells 200C, 200D are along a diliereni axis 402 as compared to the first axis 216 upon which the first electrical connectors 206 for macro cells 200A, 200B extend. Additionally, the first electrical connectors 206 for both macro cell 200C and 200D extend along axis 404, 406 that are parallel to axis 218, 302.
[0029] The third electrical connectors 214 for macro cells 200A, 200D extend along a common axis 220 and are electrically connected together. The third electrical connectors 214 for macro cells 20DB, 200C extend along a common axis 304 and are electrically connected together. However, the third electrical connectors 214 for macro cells 200A, 200D are not electrically connected to the third electrical connectors 214 for macro cells 20DB, 200C. Additionally, the three-terminal devices 208 for macro cells 200A, 200D extend along a common axis, axis 222 and are electrically connected together. The three-terminal devices 208 for macro cells 20DB, 200C extend along a common axis 306 and are electrically connected together.
However, the three-terminal devices 208 for macro cells 200A, 200D are not electrically connected to the three-terminal devices 208 for macro cells 200B, 200C.
[0030] A PCM-based building block can be arranged in more than one plane so that a 3D PCM memory array is fabricated. Figure 5 is a schematic isometric view of a 3D PCM-based memory array 500 having a plurality of macro cells 200A-200H. The array 500 shows the macro cells 200A-200D rotated counterclockwise 90 degrees from the view shown in Figure 4. Four additional macro cells 200E-200H are shown, but the macro cells 200E-200H are disposed over the macro cells 200A-200D and are electrically isolated from macro cells 200A-200D by electrically insulating spacers 204. It is contemplated that additional macro cells could be formed above macro cells 200E-20011 and would be electrically isolated by electrically insulating spacers 502.
[0031] As shown in Figure 5, the first electrical connectors 206 for macro cells 200E, 200F extend along an axis 508 that is parallel to axis 216. Additionally, the first electrical connectors 206 for macro cells 200E, 200F are electrically coupled to the first electrical connectors 206 for macro cells 200A, 20DB by element 512. It is to be understood that element 512 comprises electrically conductive material such as wiring that connects the first electrical connectors 206 to transistors in the substrate.
The first electrical connector 206 for macro cell 200E extends along axis 218, and the first electrical connector 206 for macro cell 200F extends along axis 302.
[0032] As also shown in FigureS, the first electrical connectors 206 for macro cells 200G, 200H extend along an axis 510 that is parallel to axis 402. Additionally, the first electrical connectors 206 for macro cells 200G, 200H are electrically coupled to the first electrical connectors 206 for macro cells 200C, 200D by element 514. It is to be understood that element 514 comprises electrically conductive material such as wiring that connects the first electrical connectors 206 to transistors in the substrate.
The first electrical connector 206 for macro cell 200G extends along axis 404, and the first electrical connector 206 for macro cell 200H extends along axis 406.
[0033] As also shown in Figure 5, the third electrical connectors 214 for macro cells 200F, 2000 extend along an axis 506 that is parallel to axis 304. Additionally, the third electrical connectors 214 for macro cells 200F, 200G are electrically coupled to the third electrical connectors 214 for macro cells 200B, 200C by element 516, It is to be understood that element 516 comprises electrically conductive material such as wiring that connects the third electrical connectors 214 to transistors in the substrate.
The third electrical connector 214 for macro cell 200F extends along axis 302, and the third electrical connector 2t4 for macro cell 2000 extends along axis 404, [0034] It is to be understood that the third electrical connectors 214 for macro cells 200E, 200H extend along an axis that is parallel to axis 220. Additionally, the third electrical connectors 214 for macro cells 200E, 200H are electrically coupled to the third electrical connectors 214 for macro cells 200A, 200D by element 518. Element 518 comprises electrically conductive material such as wiring that connects the third electrical connectors 214 to transistors in the substrate. The third electrical connector 214 for macro cell 200E extends along axis 218, and the third electrical connector 206 for macro cell 200H extends along axis 406.
[0035] The three-terminal devices 208 of macro cells 200F, 2000 extend along a common axis 504 that is parallel to axis 306 and are electrically coupled together.
Similarly, MESFETs 208 of macro cells 200E, 200H extend along a common axis that is parallel to axis 222 and are electrically coupled together.
[0036] Figures 6A-6D are schematic isometric illustrations of a 3D PCM-based array 600 according to one embodiment, In the embodiment shown, the PCM array 600 includes four separate levels of macro cells with a total of sixty-four macro cells per level. Within each level, there are eight rows 602 that extend in a flrst direction and eight rows 604 that extend in a second direction perpendicular to the first direction. Each of the rows 602 is coupled to a corresponding element that comprises electrically conductive material, such as wiring, to connect the third electrical connectors 214 to transistors in the substrate, While only two elements 516, 518 have been shown, it is to be understood that each row 602 has a corresponding element for electrical connection and that each element is connected to each third electrical ll connector 214 within the entire row 602. Thus, eight elements would be present for the embodiment shown in Figures 6A-6D, but for clarity, only elements 516, 518 have been shown. Additionally, it is understood that the third electrical connectors 214 within a common row 602 in one level are electrically connected to the third electrical connectors 214 within the same row that are on a different level. Similarly, each of the rows 604 is coupled to a corresponding element that comprises electrically conductive material, such as wiring, to connect the first electrical connectors 206 to transistors in the substrate. While only two elements 512, 514 have been shown, it is to be understood that each row 604 has a corresponding element for electrical connection and that each element is connected to each first electrical connector 206 within the entire row 604. Thus, eight elements would be present for the embodiment shown in Figures 6A-6D, but for clarity, only elements 512, 514 have been shown.
Additionally, it is understood that the first electrical connectors 206 within a common row 604 in one level re electrically connected to the first electrical connectors 206 within the same row that are on a different level.
[0037] For the three-terminal devices 208, all of the three-terminal devices 208 within a common level are electrically coupled together as shown in Figures 6C and 6D, All of the three-terminal devices 208 within a given level electrically couple together with electrical connectors 606A-606D, such as wiring, that spans across the level and then down to the substrate to provide electrical connection to a transistor. In the embodiment shown in Figures 6A-6D, there are four levels and hence, only four electrical connections to the transistors on the substrate for the three-terminal devices 208. By selecting one row 602, one row 604 and one electrical connector 606A- 606D, a single macro cell 200 can be addressed.
[0038] For the embodiment shown in Figures 6A-6D, the PCM array 600 is an 8x8x4 3D arrangement of macro cells, but it is contemplated that any electrically programmable/readable memory cell, as opposed to a PCM cell, may be arranged in such a manner. Each macro cell 200 is addressed by the interception of three planes.
Therefore, the overhead wiring is minimal. For the footprint over the substrate, an additional 2FNx area (for the x-direction planes), 2FNy area (for the y-direction planes) and 4FNz area (for the z-direction planes), where F is the half pitch critical dimension for the lithography used, Nx, Ny and Nz are the number of cells in the x, y,
U
and z dimensions, is all that is required for addressing any cell in the fiji] 3D structure.
Therefore, the number of memory cells grows with NxNyNz (i.e., N3) whereas the footprint overhead for addressability is a linear function of Nx, Ny and Nz.
[0039] For the embodiment shown in Figures 6A-6D, a total of 256 macro cells 200 are present, yet only 20 transistors are necessary on the substrate to address each macro cell 200 individually. Rather than providing three separate electrical connections to each macro cell, which would necessitate 768 transistors, the macro cells 200 can share transistors, yet be uniquely addressed, Because only 20 transistors are necessary on the substrate, the PCM array 600 utilizes a very small amount of substrate area outside of the footprint of the PCM array 600. Additionally, no overhead wiring is necessary to address the macro cells 200 in the middle of the PCM array 600. One carl easily imagine that if 768 transistors were utilized, electrically connecting the 768 transistors to the macro cells 200 would be quite complex. Even if the macro cells 200 were stacked in a 3D arrangement, electrically connecting 768 transistors to the PCM array 600 would be much more complex than connecting 20 transistors external to the 3D memory cell array.
[0040] Thus, the 3D PCM array arrangement disclosed herein provides a much less complex wiring strategy, utilizes fewer transistors, and has a smaller footprint over the substrate.
[00411 The PCM arrays disclosed herein are scalable 3D arrangements. It is to be understood that the description herein is not limited to PCMs, but rather is applicable to any memory with memory cell elements queried by current and it uses a small footprint even in the case where a high current 3D access (ic,, selecting) device capability is a requirement. The embodiments disclosed herein are scalable, yet have a low footprint overhead with regards to the 3D architectural arrangement of the cells.
The wiring that is over the entire cell is minimal to query a macro cell in the middle ol' the 3D cell and thus diminishes the overhead contribution to the footprint of the device.
[0042] While the foregoing is directed to embodiments of the present invention, other and further embodiments of the invention may be devised without departing from the basic scope thereof, and the scope thereof is determined by the claims that follow, as interpreted by the description and drawings. 1-, t1
[0043] Aspects of the disclosure above may be expressed in the following clauses: 1. A three-dimensional memory array, comprising: a first macro cell comprising: a first three-terminal device; a first electrical connector coupled to the first three-terminal device, the first electrical connector extending along a first axis and a second axis perpendicular to the first axis; a second electrical connector coupled to the first three-terminal device; a first memory cell coupled to the second electrical connector, the first memory cell disposed along the second axis; and a third electrical connector coupled to the first memory cell, the third electrical connector extending along the second axis and a third axis perpendicular to both the second axis and the first axis; a second macro cell comprising: a second three-terminal device; a fourth electrical connector coupled to the second three-terminal device, the fourth electrical connector extending along a fourth axis that is parallel to the first axis, the fourth electrical connector also extending along the second axis, the fourth electrical connector is electrically coupled to the first electrical connector; a fifth electrical connector coupled to the second three-terminal device; a second memory cell coupled to the fifth electrical connector, the second memory cell disposed along the second axis; and a sixth electrical connector coupled to the second memory cell, the sixth electrical connector extending along the second axis and a fifth axis that is parallel to the third axis, the sixth electrical connector is electrically coupled to the third electrical connector; and an electrically insulating spacer coupled between the third electrical connector and the fourth electrical connector.
2. The three-dimensional memory array of clause 1, wherein the memory cell comprises a memory cell whose state is measurable by its change in resistance, the three-dimensional array further comprising a seventh electrical connector coupled to the first three-terminal selecting device.
N
3, The three-dimensional memory array of clause 2, wherein the memory cell comprises a phase change memory cell or a tunnel magneto-resistive cell further comprising an eighth electrical connector coupled to the second three-terminal selecting device.
4, The three-dimensional memory array of clause 3, wherein the first three-terminal selecting device and the second three-terminal selecting device are not electrically coupled together.
5, The three-dimensional memory array of clause 4, wherein the first three-terminal selecting device is electrically coupled to a third three-terminal selecting device.
6. The three-dimensional memory array of clause 5, wherein the second three-terminal selecting device is electrically coupled to a fourth three-terminal selecting device.
7. The three-dimensional memory array of clause 6, wherein the third three-terminal selecting device is a part of a third macro cell having a third memory cell coupled thereto.
8. A three-dimensional memory array, comprising: a first macro cell comprising: a first three-terminal selecting device; a first electrical connector coupled to the first three-terminal selecting device, the first electrical connector extending along a first axis and a second axis perpendicular to the first axis; a second electrical connector coupled to the first three-terminal selecting device; a first memory cell coupled to the second electrical connector, the first memoty cell disposed along the second axis; and a third electrical connector coupled to the first memory cell, the third electrical connector extending along the second axis and a third axis perpendicular to both the second axis and the first axis; a second macro cell comprising: a second three-terminal selecting device; a fourth electrical connector coupled to the second three-terminal selecting device, the fourth electrical connector extending along the second axis and a fourth axis parallel to the first axis, the fourth electrical connector is electrically coupled to the first electrical connector; a fifth electrical connector coupled to the second three-terminal selecting device; a second memory cell coupled to the fifth electrical connector, the second memory cell disposed along the second axis; and a sixth electrical connector coupled to the second memory cell, the sixth electrical connector extending along the second axis and a fifth axis parallel to the third axis, the sixth electrical connector is electrically coupled to the third electrical connector; a first electrically insulating spacer coupled between the third electrical connector and the fourth electrical connector; and a third macro cell comprising: a third three-terminal selecting device; a seventh electrical connector coupled to the third three-terminal selecting device, the seventh electrical connector extending along the first axis and a sixth axis parallel to the second axis, the seventh electrical connector is electrically coupled to the first electrical connector; an eighth electrical connector coupled to the third three-terminal selecting device; a third memory cell coupled to the eighth electrical connector, the third memory cell disposed along the sixth axis; and a ninth electrical connector coupled to the third memory cell, the ninth electrical connector exiending along ihe sixth axis and a sevenih axis parallel to the third axis.
9. The three-dimensional memory array of clause 8, frirther comprising: a fourth macro comprising: a fourth three-terminal selecting device; a tenth electrical connector coupled to the fourth three-terminal selecting device, the tenth electrical connector extending along the fourth axis and the sixth axis, the tenth electrical connector is electrically coupled to the seventh electrical connector; an eleventh electrical connector coupled to the fourth three-terminal selecting device; a fourth memory cell coupled to the eleventh electrical connector, the fourth memory cell disposed along the sixth axis; and a twelfth electrical connector coupled to the fourth memory cell, the twelfth electrical connector extending along the sixth axis and an eighth axis parallel to the fifth axis, the twelfth electrical connector is electrically coupled to the ninth electrical connector; and a second electrically insulating spacer coupled between the ninth electrical connector and the tenth electrical connector.
10, The three-dimensional memory anay of clause 9, wherein the first three-terminal selecting device and the third three-terminal selecting device are electrically coupled together.
11. The three-dimensional memory array of clause 10, wherein the second three-terminal selecting device and the fourth three-terminal selecting device are electrically coupled together.
12. The three-dimensional memory anay of clause 11, wherein the first three-terminal selecting device and the second three-terminal selecting device are not electrically coupled together.
13 The three-dimensional memory array of clause 12, wherein more than sixty four macro cells are present in the phase change memory cell.
Claims (7)
- UCLAIMS1. A three-dimensional memory array, comprising: a first macro cell comprising: a first three-terminal selecting device; a first electrical connector coupled to the first three-terminal selecting device, the first electrical connector extending along a first axis and a second axis perpendicular to the first axis; a second electrical connector coupled to the first three-terminal selecting device; a first memory cell coupled to second electrical connector, the first memory cell disposed along the second axis; and a third electrical connector coupled to the first memory cell, the third electrical connector extending along the second axis and a third axis perpendicular to both the second axis and the first axis; and a second macro cell comprising: a second three-terminal selecting device; a fourth electrical connector coupled to the second three-terminal selecting device, the fourth electrical connector extending along the first axis and a fourth axis that is parallel to the second axis and the fourth electrical connector is electrically coupled to the first electrical connector; a fifth electrical connector coupled to the second three-terminal selecting device; a second memory cell coupled to the fifth electrical connector, the second memory cell disposed along the fourth axis; and a sixth electrical connector coupled to the second memory cell, the sixth electrical connector extending along the fourth axis and a fifth axis that is parallel to the third axis.
- 2. The three-dimensional memory anay of claim I, further comprising a seventh electrical connector coupled to the first three-terminal selecting device.
- 3, The three-dimensional memory array of claim 2, further comprising an eighth electrical connector coupled to the second three-terminal selecting device.
- 4. The three-dimensional memory array of claim 3, wherein the first three-terminal selecting device and the second three-terminal selecting device are electrically coupled together.
- 5. The three-dimensional memory array of claim 4, wherein the first three-terminal selecting device is electrically coupled to a third three-terminal selecting device.
- 6. The three-dimensional memory array of claim 5, wherein the second three-terminal selecting device is electrically coupled to a fourth three-terminal selecting device.
- 7. The three-dimensional memory array of claim 6, wherein the third three-terminal selecting device is a part of a third macro cell having a third memory cell coupled thereto.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/358,911 US8711597B2 (en) | 2012-01-26 | 2012-01-26 | 3D solid-state arrangement for solid state memory |
GB1301250.5A GB2504165B (en) | 2012-01-26 | 2013-01-24 | A 3D solid-state arrangement for solid-state memory |
Publications (2)
Publication Number | Publication Date |
---|---|
GB201513829D0 GB201513829D0 (en) | 2015-09-16 |
GB2526453A true GB2526453A (en) | 2015-11-25 |
Family
ID=54356665
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1513829.0A Withdrawn GB2526453A (en) | 2012-01-26 | 2013-01-24 | A 3D solid-state arrangement for solid-state memory |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2526453A (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050201182A1 (en) * | 2004-03-12 | 2005-09-15 | Kenichi Osada | Semiconductor device |
US20080149913A1 (en) * | 2006-12-26 | 2008-06-26 | Hiroyasu Tanaka | Semiconductor memory device and method of manufacturing the same |
US20100172182A1 (en) * | 2009-01-06 | 2010-07-08 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and method for operating the same |
US20100182828A1 (en) * | 2009-01-19 | 2010-07-22 | Hitachi, Ltd. | Semiconductor storage device |
US20110261606A1 (en) * | 2010-04-22 | 2011-10-27 | Sandhu Gurtej S | Arrays Of Vertically Stacked Tiers Of Non-Volatile Cross Point Memory Cells, Methods Of Forming Arrays Of Vertically Stacked Tiers Of Non-Volatile Cross Point Memory Cells, And Methods Of Reading A Data Value Stored By An Array Of Vertically Stacked Tiers Of Non-Volatile Cross Point Memory Cells |
-
2013
- 2013-01-24 GB GB1513829.0A patent/GB2526453A/en not_active Withdrawn
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050201182A1 (en) * | 2004-03-12 | 2005-09-15 | Kenichi Osada | Semiconductor device |
US20080149913A1 (en) * | 2006-12-26 | 2008-06-26 | Hiroyasu Tanaka | Semiconductor memory device and method of manufacturing the same |
US20100172182A1 (en) * | 2009-01-06 | 2010-07-08 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and method for operating the same |
US20100182828A1 (en) * | 2009-01-19 | 2010-07-22 | Hitachi, Ltd. | Semiconductor storage device |
US20110261606A1 (en) * | 2010-04-22 | 2011-10-27 | Sandhu Gurtej S | Arrays Of Vertically Stacked Tiers Of Non-Volatile Cross Point Memory Cells, Methods Of Forming Arrays Of Vertically Stacked Tiers Of Non-Volatile Cross Point Memory Cells, And Methods Of Reading A Data Value Stored By An Array Of Vertically Stacked Tiers Of Non-Volatile Cross Point Memory Cells |
Also Published As
Publication number | Publication date |
---|---|
GB201513829D0 (en) | 2015-09-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8988918B2 (en) | High current capable access device for three-dimensional solid-state memory | |
US9530824B2 (en) | Monolithic three dimensional memory arrays with staggered vertical bit line select transistors and methods therfor | |
US9466790B2 (en) | Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines | |
KR101793286B1 (en) | Three-dimensional array of re-programmable nonvolatile memory elements having vertical bit lines and a single-sided word line architecture | |
US10388699B2 (en) | Three-dimensional semiconductor memory devices | |
KR101726460B1 (en) | Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines | |
US8526237B2 (en) | Non-volatile memory having 3D array of read/write elements and read/write circuits and method thereof | |
US8199576B2 (en) | Three-dimensional array of re-programmable non-volatile memory elements having vertical bit lines and a double-global-bit-line architecture | |
US8711597B2 (en) | 3D solid-state arrangement for solid state memory | |
US7940548B2 (en) | Shared bit line and source line resistive sense memory structure | |
US9123392B1 (en) | Non-volatile 3D memory with cell-selectable word line decoding | |
US20110188282A1 (en) | Memory architectures and techniques to enhance throughput for cross-point arrays | |
JP2008187183A (en) | Memory device comprising multi-bit memory cell, etc., having magnetism, resistor memory component, etc., and its production method | |
CN103325807A (en) | Semiconductor memory device | |
US8493769B2 (en) | Memory devices including decoders having different transistor channel dimensions and related devices | |
US9281029B2 (en) | Non-volatile memory having 3D array architecture with bit line voltage control and methods thereof | |
KR20190124106A (en) | Resistive switching device and phase change memory device using the same | |
CN115376576A (en) | Thin film transistor stack selection in memory devices | |
CN115376575A (en) | Thin film transistor stack selection in memory devices | |
CN110739326B (en) | Magnetic random access memory structure | |
CN115376577A (en) | Thin film transistor stack selection in memory devices | |
GB2526453A (en) | A 3D solid-state arrangement for solid-state memory | |
CN115376579A (en) | Thin film transistor stack selection in memory devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |