GB2300524A - Process for making a printed circuit board partially coated with solder - Google Patents

Process for making a printed circuit board partially coated with solder Download PDF

Info

Publication number
GB2300524A
GB2300524A GB9509198A GB9509198A GB2300524A GB 2300524 A GB2300524 A GB 2300524A GB 9509198 A GB9509198 A GB 9509198A GB 9509198 A GB9509198 A GB 9509198A GB 2300524 A GB2300524 A GB 2300524A
Authority
GB
United Kingdom
Prior art keywords
solder
dry film
tcp
board
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB9509198A
Other versions
GB9509198D0 (en
Inventor
Chung-Chih Lung
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Compeq Manufacturing Co Ltd
Original Assignee
Compeq Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Compeq Manufacturing Co Ltd filed Critical Compeq Manufacturing Co Ltd
Priority to GB9509198A priority Critical patent/GB2300524A/en
Publication of GB9509198D0 publication Critical patent/GB9509198D0/en
Publication of GB2300524A publication Critical patent/GB2300524A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/24—Reinforcing the conductive pattern
    • H05K3/243—Reinforcing the conductive pattern characterised by selective plating, e.g. for finish plating of pads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/02—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding
    • H05K3/06—Apparatus or processes for manufacturing printed circuits in which the conductive material is applied to the surface of the insulating support and is thereafter removed from such areas of the surface which are not intended for current conducting or shielding the conductive material being removed chemically or electrolytically, e.g. by photo-etch process
    • H05K3/061—Etching masks
    • H05K3/062—Etching masks consisting of metals or alloys or metallic inorganic compounds
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/3457—Solder materials or compositions; Methods of application thereof
    • H05K3/3473—Plating of solder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0302—Properties and characteristics in general
    • H05K2201/0305—Solder used for other purposes than connections between PCB or components, e.g. for filling vias or for programmable patterns
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/03—Conductive materials
    • H05K2201/0332—Structure of the conductor
    • H05K2201/0388—Other aspects of conductors
    • H05K2201/0391—Using different types of conductors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10681—Tape Carrier Package [TCP]; Flexible sheet connector
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0361—Stripping a part of an upper metal layer to expose a lower metal layer, e.g. by etching or using a laser
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/04—Soldering or other types of metallurgic bonding
    • H05K2203/043—Reflowing of solder coated conductors, not during connection of components, e.g. reflowing solder paste
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/05—Patterning and lithography; Masks; Details of resist
    • H05K2203/0562—Details of resist
    • H05K2203/0571—Dual purpose resist, e.g. etch resist used as solder resist, solder resist used as plating resist
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0703—Plating
    • H05K2203/072—Electroless plating, e.g. finish plating or initial plating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/07—Treatments involving liquids, e.g. plating, rinsing
    • H05K2203/0703—Plating
    • H05K2203/073—Displacement plating, substitution plating or immersion plating, e.g. for finish plating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H05K3/282—Applying non-metallic protective coatings for inhibiting the corrosion of the circuit, e.g. for preserving the solderability
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/42—Plated through-holes or plated via connections
    • H05K3/425—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern
    • H05K3/427—Plated through-holes or plated via connections characterised by the sequence of steps for plating the through-holes or via connections in relation to the conductive pattern initial plating of through-holes in metal-clad substrates

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Metallurgy (AREA)
  • Manufacturing Of Printed Wiring (AREA)

Abstract

A process for making a printed circuit board with partial land areas coated with solder has the steps of coating the printed circuit board with solder, applying print ink or dry film resist onto the land areas 30 for a tape carrier package (TCP), removing solder outside the land areas 30, applying a layer of immersion nickel/gold or anti-oxidant agent on the land areas outside the land areas 30, thus forming a printed circuit board having partial land areas coated with solder. The process overcomes the conventional drawbacks that neither the print ink nor dry film resist effectively covers circuitry and areas defining through-holes.

Description

Description of Invention Process for a Printed Circuit Board partially coated with Solder The present invention relates to a process for a printed circuit board (PCB), particularly a process for making a printed circuit board partially coated with solder.
Under the current trend of miniaturization of components, the most common semiconductor package is the type of surface mount technology (SMT). SMT components are directly soldered to PCB surface, resulting in less PCB area required and higher PCB routing density. The current most common SMT assembly process is to print solder paste onto PCB surface and then IR reflow to get eutectic solder joint. Normally, the PCB surface is coated with a thin layer of solder by hot air solder leveling (HASL) technology. Using HASL process, all component lands & through-holes will be coated by solder and which solder is thin and not uniform. The current most common finest pitch SMT in volume production is 0.020" pitch with I/O 208 pins.
For greater I/O number IC packaging of SMT component by reducing component pitch (less than 0.020") or increasing component size with same pitch is difficult for most users. Finer pitch of SMT is hard to handle (fragile lead) and more difficult for solder paste printing and registration. Bigger component is too expensive. Thus, new alternatives of IC packaging for high pin count is getting more attention. One of the potential alternative is TCP (Tape Carrier Package).
Most common pitch of TCP is 0.25 mm or even 0.2 mm so that it is extremely difficult to print solder paste on each land in assembly processes to date.
Therefore, a so-called selective solder plating PCB is developed for TCP application. This selective solder plating PCB is to keep a layer of uniform and thick solder over TCP land areas and the other pads for traditional SMT or lead components will be coated by a layer of immersion gold or bare copper finish with anti-tarnish coating. This thick and uniform solder over TCP will eliminate traditional solder paste printing, and TCP components can be directly placed and soldered to these lands without solder paste required.
Key to the selective solder plating PCB is how to find a masking material to protect the solder over TCP land areas and strip the rest areas. Traditional process is to use a dry film to mask all SMT, TCP and other lead components' through-holes. Using this process, all these land areas will be coated with solder. However, the dry film is hard to get good conformation to a circuit profile due to film tension and various circuit height, so that the solder being partially stripped over these land areas. When a PCB is designed with big component holes, then it is more difficult to tent these holes by the dry film.
It is the purpose of this present invention, therefore, to mitigate and/or obviate the above mentioned drawbacks in the manner set forth in the detailed description of the preferred embodiment.
Accordingly, it is an object of this invention to provide a process for a printed circuit board being partially coated with solder, in which solder over TCP can be well protected. Thus, at the end of the process, only solder remains on TCP land areas.
Another object of this invention is to provide a process for a printed circuit board having partially coated solder thereon, in which the areas other than TCP land areas such as SMT and through-holes are applied by a layer of immersion gold or anti-oxidant agent.
Further objects and advantages of the present invention will become apparent as the following description proceeds, and the features of novelty which characterize the invention will be pointed out with particularity in the claims annexed to and forming a part of this application.
For a better understanding of the present invention and objects thereof, a study of the detailed description of the embodiments described hereinafter should be made in relation to the accompanying drawings.
In the drawings: Fig. 1 is a flow chart of the process according to the present invention; Fig. 2 is a schematic top view of TCP of PCB of the present invention; and Fig. 3 is a cross-sectional view of a printed circuit board of the present invention.
The present invention will be described in detail with reference to Figure 1 through 3 of the drawings showing the preferred embodiment thereof.
Referring initially to Fig. 1 and the accompanying Figs 2 and 3, a plurality of laminates (not shown) are pressed into a board 10. Then, a plurality of throughholes 41 are drilled at predetermined sites to the board 10. Walls defining the through-holes 41 of the board 10 are each panel plated by copper. Outerlayer circuitry is then defined by a dry film. After that, patterns are plated by copper and solder. Resist (dry film) is then stripped, leaving the solder plated pattern and base copper. Pattern is etched by a conventional process. TCP land areas 30 as shown by dashed blocks are covered by a layer of printed ink or dry film resist to protect these areas from being stripped in the following steps. The areas other than TCP land areas 30 are then stripped by a conventional solder stripping operation.The area of printed ink or dry film resist for protecting the TCP area 30 is removed.
Next process is to print solder mask to cover all signal trace. After that, apply solder fusing to get eutectic solder alloy. After fusing, print ink is applied over TCP land areas 30 to protect these areas from being damaged during the next operation. It is then to put on a layer of immersion nickel/gold coating over the other component areas. The layer of printed ink is removed. Alternatively, the steps from the ink printing, immersion nickel/gold and ink stripping can be replaced by covering the board 10 with a layer of anti-oxidant agent, for example ENTEK.
Fig. 2 is a schematic top view of the TCP land areas 30 of the print circuit board of the present invention, including TCP land areas 30 as shown at the left upper portion thereof, SMT land areas 20 as shown at the right portion thereof, and a through-hole area 40.
Still referring to Figs. 2 and 3, there are a plurality of rectangular portions provided at the TCP land areas 30. Similarly, a plurality of rectangular portions are provided at the SMT land areas 20. In the TCP land areas 30, the rectangular portion is a copper foil 31 which is covered by a layer of solder 32.
Conversely, the rectangular portions at the SMT land areas 20 are each a copper foil 21 which is covered by a layer of an anti-oxidant agent 22. A plurality of through-holes 41 are provided at the through-hole area 40. Each through-hole 41 is defined by an inner wall which is plated with a layer of copper 42, and a surface of the layer of copper 42 is further coated with a layer of immersion gold or anti-oxidant agent 43.
Since the TCP land areas 30 in Figs. 2 and 3 are the areas which retain solder thereon, only the application of print ink or dry film resist onto the solder of the TCP land areas 30 is needed to protect the TCP land areas 30. A step of applying print ink or dry film resist is easily performed due to small area and elimination of through holes. Masking conformation is easier assured and no inappropriate removal of solder will happen. Thus, the yield of the present process can be surely increased.
Accordingly, the present invention provides an innovative process which possesses advantages such as easy operation and convenience when compared with the conventional process for manufacturing a printed circuit board.
While the present invention has been explained in relation to its preferred embodiment, it is to be understood that various modifications thereof will be apparent to those skilled in the art upon reading this specification. Therefore, it is to be understood that the invention disclosed herein is intended to cover all such modifications as shall fall within the scope of the appended claims.

Claims (4)

Claims:
1. A process for a printed circuit board comprising the steps: pressing a plurality of laminates into a board (10); drilling a plurality of through-holes (41) into said board (10) at predetermined sites; panel plating walls defining said through holes (41) of said board (10) with copper; applying a dry film resist on said board (10) to define a pattern; plating said pattern with copper; plating said pattern having copper thereon with solder; removing said dry film resist; etching said pattern of said board (10); masking a tape carrier package (TCP) land area (30) with print ink or dry film resist; stripping said solder; removing said print ink or dry film resist; applying a solder mask on said pattern; the improvement comprising: reflowing said solder; masking said TCP area (30) with dry film resist or print ink; immersing said board (10) other than said TCP land area (30) with nickel/gold; removing said print ink or dry film resist, so that a print circuit board having said TCP area (30) covered with solder is formed.
2. A process according to claim 1, wherein the steps after the improvements are replaced by coating said board (10) with an anti-oxidant agent.
3. A process according to claim 2, wherein said antioxidant agent is ENTEK.
4. Any novel feature or combination of features disclosed herein.
GB9509198A 1995-05-05 1995-05-05 Process for making a printed circuit board partially coated with solder Withdrawn GB2300524A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB9509198A GB2300524A (en) 1995-05-05 1995-05-05 Process for making a printed circuit board partially coated with solder

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9509198A GB2300524A (en) 1995-05-05 1995-05-05 Process for making a printed circuit board partially coated with solder

Publications (2)

Publication Number Publication Date
GB9509198D0 GB9509198D0 (en) 1995-06-28
GB2300524A true GB2300524A (en) 1996-11-06

Family

ID=10774061

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9509198A Withdrawn GB2300524A (en) 1995-05-05 1995-05-05 Process for making a printed circuit board partially coated with solder

Country Status (1)

Country Link
GB (1) GB2300524A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1806956A1 (en) * 2004-10-27 2007-07-11 Ibiden Co., Ltd. Multilayer printed wiring board and method for manufacturing multilayer printed wiring board
CN102480844A (en) * 2010-11-23 2012-05-30 深南电路有限公司 Process for manufacturing diffusion coating prevention PCB (printed circuit board) gold-plated board
FR2972597A1 (en) * 2011-03-10 2012-09-14 Thales Sa Method for manufacturing printed circuit board, involves exposing protective layer to remove wiring areas, and providing photosensitive layer between tracks, where thickness of photosensitive layer is equal to thickness of tracks

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2087157A (en) * 1980-11-05 1982-05-19 Quassia Electronics Ltd Solder plating printed circuit boards
US4487654A (en) * 1983-10-27 1984-12-11 Ael Microtel Limited Method of manufacturing printed wiring boards

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2087157A (en) * 1980-11-05 1982-05-19 Quassia Electronics Ltd Solder plating printed circuit boards
US4487654A (en) * 1983-10-27 1984-12-11 Ael Microtel Limited Method of manufacturing printed wiring boards

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1806956A1 (en) * 2004-10-27 2007-07-11 Ibiden Co., Ltd. Multilayer printed wiring board and method for manufacturing multilayer printed wiring board
EP1806956A4 (en) * 2004-10-27 2007-11-21 Ibiden Co Ltd Multilayer printed wiring board and method for manufacturing multilayer printed wiring board
US7626829B2 (en) 2004-10-27 2009-12-01 Ibiden Co., Ltd. Multilayer printed wiring board and manufacturing method of the multilayer printed wiring board
US8353103B2 (en) 2004-10-27 2013-01-15 Ibiden Co., Ltd. Manufacturing method of multilayer printed wiring board
US8737087B2 (en) 2004-10-27 2014-05-27 Ibiden Co., Ltd. Multilayer printed wiring board and manufacturing method of multilayer printed wiring board
CN102480844A (en) * 2010-11-23 2012-05-30 深南电路有限公司 Process for manufacturing diffusion coating prevention PCB (printed circuit board) gold-plated board
CN102480844B (en) * 2010-11-23 2014-05-07 深南电路有限公司 Process for manufacturing diffusion coating prevention PCB (printed circuit board) gold-plated board
FR2972597A1 (en) * 2011-03-10 2012-09-14 Thales Sa Method for manufacturing printed circuit board, involves exposing protective layer to remove wiring areas, and providing photosensitive layer between tracks, where thickness of photosensitive layer is equal to thickness of tracks

Also Published As

Publication number Publication date
GB9509198D0 (en) 1995-06-28

Similar Documents

Publication Publication Date Title
KR100530965B1 (en) Printing mask, method of printing solder paste using printing mask, surface-mounted structural assembly, and method of manufacturing surface-mounted structural assembly
JP2002368390A (en) Hole filling apparatus for printed wiring board and method therefor, and method for manufacturing printed wiring board
US6592018B2 (en) Sealant against potting compound
US4806706A (en) Printed wiring board
US6114098A (en) Method of filling an aperture in a substrate
US5739055A (en) Method for preparing a substrate for a semiconductor package
EP0784914B1 (en) Method of manufacturing a printed circuit board
GB2300524A (en) Process for making a printed circuit board partially coated with solder
JPH07288375A (en) Circuit board
JP3275413B2 (en) Lead frame and manufacturing method thereof
JPS5853890A (en) Method of soldering electronic part
JPH05129753A (en) Discrete component and printed board mounting method thereof
JP2501678Y2 (en) Circuit board device
JPS635260Y2 (en)
JPH0430494A (en) Printed wiring board and manufacture thereof
JPH07323675A (en) Cream solder printing mask
JPH01173691A (en) Screen printing for printed-circuit board
KR100204612B1 (en) Printing method of printed circuit board
JPH04152692A (en) Manufacture of printed wiring board
JPH05235526A (en) Wicking prevention structure
JPH06283834A (en) Wiring circuit board, production thereof and method for connecting lead
JP2000277900A (en) Manufacture of solder-coated composite circuit board
JPH04181797A (en) Coating method for cream solder on printed circuit board
KR950035547A (en) Surface Mount Method of Semiconductor Integrated Circuits
JPH04269894A (en) Soldering method for surface mount component on printed circuit board

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)