GB2296159A - A communication switch - Google Patents

A communication switch Download PDF

Info

Publication number
GB2296159A
GB2296159A GB9425444A GB9425444A GB2296159A GB 2296159 A GB2296159 A GB 2296159A GB 9425444 A GB9425444 A GB 9425444A GB 9425444 A GB9425444 A GB 9425444A GB 2296159 A GB2296159 A GB 2296159A
Authority
GB
United Kingdom
Prior art keywords
switch
card
input
modules
inputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB9425444A
Other versions
GB9425444D0 (en
Inventor
Paul Anthony Mcnab
Deepak Parbhubhai Patel
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Cray Communications Ltd
Original Assignee
Cray Communications Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Cray Communications Ltd filed Critical Cray Communications Ltd
Priority to GB9425444A priority Critical patent/GB2296159A/en
Publication of GB9425444D0 publication Critical patent/GB9425444D0/en
Priority to AU42661/96A priority patent/AU4266196A/en
Priority to CA002183442A priority patent/CA2183442A1/en
Priority to PCT/GB1995/002947 priority patent/WO1996019091A2/en
Publication of GB2296159A publication Critical patent/GB2296159A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/10Packet switching elements characterised by the switching fabric construction
    • H04L49/104Asynchronous transfer mode [ATM] switching fabrics
    • H04L49/105ATM switching elements
    • H04L49/106ATM switching elements using space switching, e.g. crossbar or matrix
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/15Interconnection of switching modules
    • H04L49/1553Interconnection of ATM switching modules, e.g. ATM switching fabrics
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/15Interconnection of switching modules
    • H04L49/1553Interconnection of ATM switching modules, e.g. ATM switching fabrics
    • H04L49/1576Crossbar or matrix
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/30Peripheral units, e.g. input or output ports
    • H04L49/3081ATM peripheral units, e.g. policing, insertion or extraction
    • H04L49/309Header conversion, routing tables or routing tags
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00Packet switching elements
    • H04L49/40Constructional details, e.g. power supply, mechanical construction or backplane
    • H04L49/405Physical details, e.g. power supply, mechanical construction or backplane of ATM switches
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q11/00Selecting arrangements for multiplex systems
    • H04Q11/04Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478Provisions for broadband connections
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q3/00Selecting arrangements
    • H04Q3/64Distributing or queueing
    • H04Q3/68Grouping or interlacing selector groups or stages
    • H04Q3/685Circuit arrangements therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)

Abstract

A communication switch comprises a matrix of switch modules interconnected to allow switching between multiple inputs and multiple outputs, characterised in that said switch modules are distributed between multiple input/output port cards (CD) so that each card incorporates one or more switch modules (SW) with multiple outputs (T1-T4) connected to respective output ports (OUT) of the card and multiple inputs (N1-N8) connected to respective transfer terminals (TR1-TR8) of the card, the inputs (N1-N8) of the switch modules (SW) of all the cards (CD) being interconnected via a set of buses (B1-B8) connected to said transfer terminals (TR1-TR8), and a selector (SL) being incorporated in each card (CD) which is setable to connect each of one or more respective input ports (IN) of the card (CD) to a selected input (N1-N8) of said switch modules (SW) on the same card so that each input port (IN) of the switch is uniquely connected via a respective selector (SL) to a respective input (N1-N8) of a switch module (SW) and to a respective bus (B1-B8). <IMAGE>

Description

COMMUNICATION SWITCHES This invention relates to communication switches for use in communication systems to switch connections between respective input and output ports for the transfer of data therebetween.
A known type of communication switch, commonly called a "matrix switch", is used to connect any one of multiple input ports to any one of multiple output ports. Matrix switches can be used locally to interconnect local input and output ports, or centrally to inter-connect input and output ports of remotely located devices. For example, when port cards are interconnected in a communication system, a central matrix switch card is provided having the required level of connectivity for the total number of card input ports and card output ports. This creates a problem with expandable communication systems in that, even though the system may initially only incorporate a limited number of port card options, the same central matrix switch card with the maximum potential connectivity is still used. This makes the initial installation cost disproportionately high.
An object of the present invention is to provide a communication switch and system in which this problem is overcome or reduced.
This is achieved according to the invention by distributing the central matrix switch between the port cards so that the connectivity of the switch increases as additional port cards are added.
In particular, the invention consists in a communication switch comprising a set of switch input ports; a set of switch output ports; a set of switch transfer terminals; a set of matrix switch modules each having a set of inputs, a set of outputs and a set of interconnection terminals; and a selector; the switch modules of said set having their outputs connected in series by interconnections between the respective outputs and interconnection terminals of successive switch modules with the outputs of the last switch module in series being connected to the switch output ports, each of the inputs of the switch modules being connected to a respective switch transfer terminal so that a signal at any transfer terminal can be switched to any output port, and the selector being set to further connect the input ports to the inputs of one of said switch modules so that a signal at any input port can be switched to any output port.
A communication system according to the invention comprises two or more of the aforesaid communication switches, each being connected to a set of buses via said transfer terminals so that each input port is uniquely connected via its respective selector to an input of a switch module on the same card and to a corresponding bus. The total number of input ports of all the communication switches therefore equals the total number of buses employed to give a non-blocking communication system. It is preferred that each switch module comprises a square matrix switch with the same number of inputs, outputs and interconnection terminals.
A communication switch according to the invention may comprise just one set of matrix switch modules connected in series with just one set of output ports, and a corresponding set of input ports. However, the switching capacity of a communication switch can be increased by providing multiple sets of switch modules, each set being connected in series with a corresponding set of output ports, and the inputs of these multiple sets of switch modules being connected in parallel with the transfer ports so that a signal at any transfer terminal can be switched to any one of the output ports.The multiple sets of output ports are then matched by multiple sets of input ports, equal in number to the sets of output ports, with each set of input ports being connected via the selector to the corresponding transfer terminals, thereby to the inputs of the corresponding switch module in each set of switch modules. An appropriate number of buses are then provided to interconnect the multiple sets of input ports and multiple sets of output ports with other communication switches in a non-blocking communication system.
Thus each switch module may have different numbers of input ports and output ports.
The number of switch modules incorporated in each set of switch modules in a communication switch will be equal to the number of sets of switch modules used in the system.
According to another feature of the invention, the communication switches are incorporated in units that are stacked one on top of another vertically, with electrical interconnections provided between their cooperating surfaces.
The invention will now be described by way of example with reference to the accompanying drawings in which: Figure 1 is a schematic drawing of a communication system according to a first embodiment of the invention; Figure 2 is a schematic drawing of the mounting arrangement of the output cards in the system of Figure 1; Figure 3 is a schematic drawing of a communication system according to a second embodiment of the invention; and Figure 4 is a schematic drawing showing a modification to the communication system of Figures 1 or 3.
The illustrated communication system carries information in an ATM cell format and comprises two communication switch cards CD1 and CD2, each with four input ports IN1 to IN4 and IN5 to IN8, respectively, and four output ports OUT1 to OUT4 and OUT5 to OUT8, respectively. These two cards are interconnected via a backplane B having eight buses B1 to B8 to which each card is connected via eight transfer terminals TR1 to TR8.
Each card CD1 and CD2 incorporates two matrix switch modules SW1.1 and SW1.2 and SW2.1 and SW2.2, respectively, each of these modules SW being a square matrix switch having four inputs N1 to N4 or N5 to N8 and four outputs T1 to T4 or T5 to T8. The two modules SW on each cards have their outputs connected in series by interconnections between the outputs T5 to T8 of one module SW1.2 or SW2.2 and interconnection terminals R1 to R4 of the other module SW1.1 or SW2.1 so that each pair of modules forms a combined matrix switch with eight inputs N1 to N8 and four outputs T1 to T4.Input signals on any one of the inputs N1 to N8 can then be switched to any one of the outputs T1 to T4 according to routing information incorporated in the routing tags of the ATM cells as further described below.
The four outputs T1 to T4 of the second series connected module SWl.l or SW2.1 are connected via four respective line transmitters LT1 to LT4 or LT5 to LT8 to the four output ports OUT1 to OUT4 or OUT5 to OUT8 of the respective card. The eight inputs N1 to N8 of each pair of modules SWl.l, SW1.2 and SW2.1, SW2.2 are each connected to a respective one of the buses B1 to B2 via a connector P1 or P2 comprising eight transfer terminals TR1 to TR8 on the card CD1 or CD2. The four input ports IN1 to IN4 or IN5 to IN8 are connected via four respective line receivers LR1 to LR4 or LR5 to LR8 and a selector SL1 or SL2 to the four inputs N1 to N4 or N5 to N8 of one of the modules SW as determined by the setting of the selector SL1, SL2 so that the four inputs IN1 to IN4 of one card CD1 are connected to the inputs N1 to N4 of the second module SW1.1 in series on that card, and the four inputs IN5 to IN8 of the other card CD2 are connected to the inputs N5 to N8 of the first module SW2.2 in series on that card.Each set of four input ports IN1 to IN4 or IN5 to IN8 is therefore also connected via the connector P1 or P2 to a respective set of buses B1 to B4 or B5 to B8 in the backplane B.
In the operation of the system, any data received at an input port IN1 to IN8 is processed by the respective line receiver LR1 to LR8 which generates the routing tag by which this data is to be routed through the system to the corresponding output port OUT1 to OUT8. The input data is then transmitted via the selector SL1 or SL2 to that input N1 to N8 of the modules SWl.l, SW1.2 and SW2.1, SW2.2 to which that particular input port IN1 to IN8 is connected. The input data is also transmitted to the corresponding bus B1 to B8 to which this input N1 to N8 is connected.For example, a data input at input port IN1 is applied via the selector SL1 to the input N1 of the module SW1.1 and to the bus B1.
Each of the switch modules SW operates to analyze the ATM cells applied to its inputs N1 to N4 or N5 to N8 and reads the routing tag of every ATM cell to determine whether that cell is intended for one of the output ports OUT1 to OUT4 or OUT5 to OUT8 to which the module is connected. If this condition applies, then the cell is transmitted by the module SW to the appropriate output port OUT1 to OUT8 via a respective line transmitter LT1 to LT8 which removes the routing tag.Thus, if data is to be transmitted between the input ports and output ports of the same card CD1 or CD2, then the route switching occurs in a switch module SW of that same card, but if the data is to be transmitted between the input port of one card CD1 or CD2 and an output port of the other card CD2 or CD1, then the route switching occurs in a switch module SW of that other card after transmission of the data on the corresponding bus B1 to B8 connecting said input port to the switch module of said other card.
The routing tag employed may, for example, comprise a plurality of subfields, each corresponding to a particular card CD1 or CD2 in the system, and each comprising a code that identifies one or more of the possible four output ports OUT1 to OUT4 or OUT5 to OUT8. It will be appreciated that a cell can be transmitted to any or all of the output ports OUT1 to OUT8 by the use of appropriate output codes.
An example of a suitable matrix switch module SW for use in the illustrated embodiment of the invention is the Fujitsu MB86680B ATM Switch Element.
A conventional physical arrangement of the cards CD1, CD2 of a system would involve mounting the cards upright in a rack with the connectors P1, P2 at the rear edge between the cards and an upright motherboard that incorporates the backplane. An alternative arrangement, however, is illustrated in Figure 2 in which the cards CD1, CD2 are stacked one on top of another. The bottom card CD1 is the first, and in some systems may be the only card that is required, and thus it is supplied in a housing unit H with other system requirements, such as a power supply PSU, a management control card CDM and a fan tray FT. The other cards CD2, CD3 etc. do not include the management control card CDM or power supply unit PSU, -but each is mounted in a housing unit H and is provided with a fan tray FT.The connectors P1, P2 between cards CD1, CD2, CD3, etc, are provided as cooperating two part connectors that engage automatically as the cards are stacked.
The buses B1 to B8 may, for example, each comprise a multiconductor parallel bus having eight conductors carrying data, one carrying a synchronisation signal, and one carrying a clock signal.
The setting of the selectors SL1, SL2 to make the appropriate unique connections between the input ports IN1 to IN4 and IN5 to IN8 can be predetermined by the connectors P1, P2, the engagement of a connector when plugging in a card CD1, CD2 to a socket in the backplane B serving to set the selector SL1, SL2 in the appropriate manner. Alternatively, the system may include a control unit which identifies those connectors P1, P2 that have been made and those that have not been made, and sets the selectors SL1, SL2 accordingly.
It will be appreciated that the illustrated system can be readily expanded to incorporate three or more cards by increasing the number of buses in the backplane B so as to accommodate the extra interconnections required between cards for the extra input ports and output ports. At the same time, the number of matrix switch modules SW connected in series on each card will have to be increased so that the combined matrix switch still has a separate input for every bus. Thus, the addition of a third card in the illustrated system would require each card to have a third switch module with four inputs for the four extra buses and with the four outputs connected in series to the interconnection terminals R5 to R8 of the second modules SW1.2 and SW2.2 as shown in broken outline in Figure 1.Thus, in this example, the number of modules on each card equals the number of cards in the system, and the total number of modules equals the square of the number of cards.
An alternative embodiment of the invention is illustrated in Figure 3 comprising two communication switch cards CD1 and CD2, one of which CD1 incorporates a set of three matrix switch modules SWl.l, SW1.2, SW1.3 connected in series with a set of output ports OUT1 to OUT4 in the manner of the card CD1 illustrated in Figure 1, and the other of which CD2 incorporates two sets of three matrix switch modules SW2.2, SW2.2, SW2.3 and SW2.4, SW2.5, SW2.6 each connected in series with a set of output ports OUT5 to OUT8 and OUT9 to OUT12 in the manner of the set of switch modules SWl.l, SW1.2, SW1.3 of card CD1. As shown in Figure 3, each set of output ports OUT1 to OUT4, OUT5 to OUT8 and OUT9 to OUT12 are shown as a broad line for reasons of simplicity in the drawing, and it will be appreciated that each such broad line represents a set of four connections, ports or terminals.
Thus, the card CD1 has four input ports IN1 to IN4 connected via the selector SL1 to four inputs of the third switch module SWl.l, and each switch module SWl.l, SW1.2, SW1.3 has a set of four inputs connected via respective sets of transfer terminals TR1 to TR4, TR5 to TR8, TR9 to TR12 to respective sets of buses B1 to B4, B5 to B8, B9 to B12.
The card CD2 has two sets of four input ports IN5 to IN8 and IN9 to IN12, each connected via a selector SL2 to the inputs IN5 to IN8 of the second switch module SW2.2 and inputs IN9 to IN12 of the first switch module SW2.3, respectively.Also, each set of four inputs of each switch module SW2.1, SW2.2, SW2.3 is connected via respective sets of transfer terminals TR1 to TR4, TR5 to TR8, TR9 to TR12 to respective buses B1 to B4, B5 to B8, B9 to B12. Furthermore, each set of four inputs of the second set of switch modules SW2.4, SW2.5, SW2.6 is connected in parallel with the corresponding inputs of the respective switch modules SW2.1, SW2.2, SW2.3 of the first set, this being achieved using a set of four regeneration outputs RG1 to RG4, RG5 to RG8, RG9 to RG12 of the switch modules of the first set.Thus, card CD2 has eight input ports IN5 to IN12 and eight output ports OUT5 to OUT12 compared with the four input ports IN1 to IN4 and output ports OUT1 to OUT4 of the card CD1.
The communication switch cards CD1, CD2 of either Figure 1 or Figure 3 can be modified as shown in Figure 4 so that two or more input signals are multiplexed at each input port and demultiplexed into separate output signals at each output port, thereby effectively increasing the number of input and output ports within the maximum bit rate limit of each input port and output port. As shown in Figure 4, each input port IN1 to IN4 and output port OUT1 to OUT4 is divided into a pair of ports, which are combined with a multiplexer MX1 to MX4 at the inputs or demultiplexed by DX1 to DX4 at the outputs.

Claims (8)

CLAIMS:
1. A communication switch comprising a matrix of switch modules interconnected to allow switching between multiple inputs and multiple outputs, characterised in that said switch modules are distributed between multiple input/output port cards so that each card incorporates one or more switch modules with multiple outputs connected to respective output ports of the card and multiple inputs connected to respective transfer terminals of the card, the inputs of the switch modules of all the cards being interconnected via a set of buses connected to said transfer terminals, and a selector being incorporated in each card which is setable to connect each of one or more respective input ports of the card to a selected input of said switch modules on the same card so that each input port of the switch is uniquely connected via a respective selector to a respective input of a switch module and to a respective bus.
2. A communication switch according to claim 1 further characterised in that one or more cards each incorporate a set of two or more switch modules with the outputs of respective modules connected in series with the output ports.
3. A communication switch as claimed in claim 2 further characterised in that one or more cards each incorporate multiple sets of two or more switch modules associated with them, each set being connected in series with a corresponding set of output ports, and the inputs of these multiple sets of switch modules being connected in parallel with the transfer terminals so that a signal at any transfer terminal can be switched to any one of the output ports.
4. A communication switch as claimed in claim 2 or 3 further characterised in that each switch module of each set comprises a square matrix switch with the same number of inputs and outputs.
5. A communication switch as claimed in any one of claims 2 or 4 further characterised in that the number of switch modules incorporated in each set of switch modules is equal to the number of sets of switch modules used in the switch.
6. A communication switch as claimed in any one of the preceding claims further characterised in that the total number of input ports of the switch equals the total number of buses to give a non-blocking communication switch.
7. A communication switch as claimed in any one of the preceding claims further characterised in that the input/output port cards are incorporated in units that are stacked one on top of another vertically, with electrical interconnections provided between the cooperating surfaces of the units.
8. A communication switch as claimed in any one of the preceding claims further characterised in that one or more of the cards each has one or more multiplexers connected to the input ports to multiplex input signals before supplying them to the selector, and one or more de-multiplexers connected to the output ports to de-multiplex output signals from the switch modules before supplying them to the output ports.
GB9425444A 1994-12-16 1994-12-16 A communication switch Withdrawn GB2296159A (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
GB9425444A GB2296159A (en) 1994-12-16 1994-12-16 A communication switch
AU42661/96A AU4266196A (en) 1994-12-16 1995-12-15 Communication switches
CA002183442A CA2183442A1 (en) 1994-12-16 1995-12-15 Communication switches
PCT/GB1995/002947 WO1996019091A2 (en) 1994-12-16 1995-12-15 Communication switches

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB9425444A GB2296159A (en) 1994-12-16 1994-12-16 A communication switch

Publications (2)

Publication Number Publication Date
GB9425444D0 GB9425444D0 (en) 1995-02-15
GB2296159A true GB2296159A (en) 1996-06-19

Family

ID=10766069

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9425444A Withdrawn GB2296159A (en) 1994-12-16 1994-12-16 A communication switch

Country Status (4)

Country Link
AU (1) AU4266196A (en)
CA (1) CA2183442A1 (en)
GB (1) GB2296159A (en)
WO (1) WO1996019091A2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000005838A2 (en) * 1998-07-22 2000-02-03 Siemens Aktiengesellschaft Switching matrix for a communication network
EP1146751A1 (en) * 2000-03-17 2001-10-17 Sancastle Technologies Ltd. Modular hierarchical data switch
WO2002023941A2 (en) * 2000-09-14 2002-03-21 Ciena Corporation Layouts for an integrated circuit to perform time and space switching of sonet framed data

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2029671A (en) * 1978-03-17 1980-03-19 Int Standard Electric Corp Expandable digital switching network
WO1992009176A1 (en) * 1990-11-15 1992-05-29 Nvision, Inc. Switch composed of identical switch modules

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5016245A (en) * 1988-12-23 1991-05-14 Siemens Aktiengesellschaft Modular expandable digital single-stage switching network in ATM (Asynchronous Transfer Mode) technology for a fast packet-switched transmission of information
JPH04281642A (en) * 1991-03-11 1992-10-07 Fujitsu Ltd Cross point type switch employing common buffer

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2029671A (en) * 1978-03-17 1980-03-19 Int Standard Electric Corp Expandable digital switching network
WO1992009176A1 (en) * 1990-11-15 1992-05-29 Nvision, Inc. Switch composed of identical switch modules

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2000005838A2 (en) * 1998-07-22 2000-02-03 Siemens Aktiengesellschaft Switching matrix for a communication network
WO2000005838A3 (en) * 1998-07-22 2000-03-09 Siemens Ag Switching matrix for a communication network
EP1146751A1 (en) * 2000-03-17 2001-10-17 Sancastle Technologies Ltd. Modular hierarchical data switch
WO2002023941A2 (en) * 2000-09-14 2002-03-21 Ciena Corporation Layouts for an integrated circuit to perform time and space switching of sonet framed data
WO2002023941A3 (en) * 2000-09-14 2002-08-29 Ciena Corp Layouts for an integrated circuit to perform time and space switching of sonet framed data
US6834049B1 (en) 2000-09-14 2004-12-21 Ciena Corporation Layouts for an integrated circuit to perform time and space switching of SONET framed data

Also Published As

Publication number Publication date
GB9425444D0 (en) 1995-02-15
CA2183442A1 (en) 1996-06-20
WO1996019091A3 (en) 1996-08-29
AU4266196A (en) 1996-07-03
WO1996019091A2 (en) 1996-06-20

Similar Documents

Publication Publication Date Title
US6816486B1 (en) Cross-midplane switch topology
US6219336B1 (en) Terminal multiplexer and method of constructing the terminal multiplexer
US6925052B1 (en) Multi-channel network monitoring apparatus, signal replicating device, and systems including such apparatus and devices, and enclosure for multi-processor equipment
US7453870B2 (en) Backplane for switch fabric
US4725835A (en) Time multiplexed bus matrix switching system
US5796717A (en) System for switching from working units to stand-by units
EP1981206B1 (en) An exchange system and method for increasing exchange bandwidth
CA2337659A1 (en) Backplane configuration without common switch fabric
US4797875A (en) Method for monitoring and controlling the traffic in digital transmission networks
AU640034B2 (en) Subscriber interface for a fiber optic communications terminal
CA2283595A1 (en) Space/time switch architecture
US7170895B2 (en) Switch and a switching apparatus for a communication network
GB2296159A (en) A communication switch
US5878025A (en) ATM switch and method for switching path by ATM switch
SE458247B (en) PROCEDURE AND DEVICE FOR CONTROLLABLE ESTABLISHMENT OF COMMUNICATION CONNECTIONS BETWEEN PORT CIRCUITS IN A PCM CONNECTOR SYSTEM
US5703707A (en) High capacity switching matrix
US6542952B1 (en) PCI computer system having a transition module and method of operation
SE511924C2 (en) A modular time switch
EP0757882B1 (en) Time switch system
US4524442A (en) Modularly expandable space stage for a T-S-T digital switching system
GB2220329A (en) Data path protection
US5784367A (en) Method and device for communications between plural terminals, compatible with the ARINC 629 standard
EP4382981A2 (en) Fabric network modules
JP3124639B2 (en) ATM switch element and self-monitoring method thereof
Graves et al. An experimental cross-connect system for metropolitan applications

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)