GB2272315B - Asynchronous modular bus architecture with burst capability - Google Patents

Asynchronous modular bus architecture with burst capability

Info

Publication number
GB2272315B
GB2272315B GB9325945A GB9325945A GB2272315B GB 2272315 B GB2272315 B GB 2272315B GB 9325945 A GB9325945 A GB 9325945A GB 9325945 A GB9325945 A GB 9325945A GB 2272315 B GB2272315 B GB 2272315B
Authority
GB
United Kingdom
Prior art keywords
bus architecture
modular bus
burst capability
asynchronous
asynchronous modular
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB9325945A
Other languages
English (en)
Other versions
GB9325945D0 (en
GB2272315A (en
Inventor
Stephen Scott Pawlowski
Peter Dalton Macwilliams
Jerzy Bogdan Kolinkski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of GB9325945D0 publication Critical patent/GB9325945D0/en
Publication of GB2272315A publication Critical patent/GB2272315A/en
Application granted granted Critical
Publication of GB2272315B publication Critical patent/GB2272315B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0831—Cache consistency protocols using a bus scheme, e.g. with bus monitoring or watching means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0879—Burst mode

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Bus Control (AREA)
  • Communication Control (AREA)
GB9325945A 1991-07-02 1992-06-30 Asynchronous modular bus architecture with burst capability Expired - Fee Related GB2272315B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US72472691A 1991-07-02 1991-07-02
PCT/US1992/005482 WO1993001552A1 (en) 1991-07-02 1992-06-30 Asynchronous modular bus architecture with burst capability

Publications (3)

Publication Number Publication Date
GB9325945D0 GB9325945D0 (en) 1994-03-02
GB2272315A GB2272315A (en) 1994-05-11
GB2272315B true GB2272315B (en) 1995-10-04

Family

ID=24911646

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9325945A Expired - Fee Related GB2272315B (en) 1991-07-02 1992-06-30 Asynchronous modular bus architecture with burst capability

Country Status (3)

Country Link
DE (2) DE4292241T1 (de)
GB (1) GB2272315B (de)
WO (1) WO1993001552A1 (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5526512A (en) * 1993-09-20 1996-06-11 International Business Machines Corporation Dynamic management of snoop granularity for a coherent asynchronous DMA cache
JP3579461B2 (ja) * 1993-10-15 2004-10-20 株式会社ルネサステクノロジ データ処理システム及びデータ処理装置

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4366539A (en) * 1980-10-31 1982-12-28 Honeywell Information Systems Inc. Memory controller with burst mode capability
US4370712A (en) * 1980-10-31 1983-01-25 Honeywell Information Systems Inc. Memory controller with address independent burst mode capability
US4376972A (en) * 1980-01-08 1983-03-15 Honeywell Information Systems Inc. Sequential word aligned address apparatus
US4451880A (en) * 1980-10-31 1984-05-29 Honeywell Information Systems Inc. Memory controller with interleaved queuing apparatus
US4558429A (en) * 1981-12-17 1985-12-10 Honeywell Information Systems Inc. Pause apparatus for a memory controller with interleaved queuing apparatus

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5134699A (en) * 1988-06-24 1992-07-28 Advanced Micro Devices, Inc. Programmable burst data transfer apparatus and technique
US5159679A (en) * 1988-09-09 1992-10-27 Compaq Computer Corporation Computer system with high speed data transfer capabilities

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4376972A (en) * 1980-01-08 1983-03-15 Honeywell Information Systems Inc. Sequential word aligned address apparatus
US4366539A (en) * 1980-10-31 1982-12-28 Honeywell Information Systems Inc. Memory controller with burst mode capability
US4370712A (en) * 1980-10-31 1983-01-25 Honeywell Information Systems Inc. Memory controller with address independent burst mode capability
US4451880A (en) * 1980-10-31 1984-05-29 Honeywell Information Systems Inc. Memory controller with interleaved queuing apparatus
US4558429A (en) * 1981-12-17 1985-12-10 Honeywell Information Systems Inc. Pause apparatus for a memory controller with interleaved queuing apparatus

Also Published As

Publication number Publication date
GB9325945D0 (en) 1994-03-02
DE4292241T1 (de) 1994-05-05
WO1993001552A1 (en) 1993-01-21
DE4292241C2 (de) 1998-04-16
GB2272315A (en) 1994-05-11

Similar Documents

Publication Publication Date Title
GB2257966B (en) Rack arrangement
GB2270665B (en) Spacecraft-to-launch-vehicle transition
IL102057A0 (en) Dimensionally-recoverable arrangement
EP0501252B1 (de) Bifunktionelle Reaktivfarbstoffe
GB2264924B (en) Racks
GB2263148B (en) Structural connection
SG59925A1 (en) Rack assembly
GB9120878D0 (en) Improvements in cables
GB2272315B (en) Asynchronous modular bus architecture with burst capability
GB9209623D0 (en) Tie rack structure
GB2257275B (en) Asynchronous modular bus architecture with cache consistency
IL99178A0 (en) Structure
GB9205147D0 (en) Line full device-cask
GB9300294D0 (en) Fire-resistant plastic structure
CA67735S (en) Toy bus
SG5395G (en) Rack arrangement
AU115583S (en) Rack
GB2273137B (en) Branch-off connection
HUH3701A (en) Opening structure
CA68771S (en) Towel rack
PL290658A1 (en) Water-turbine propulsion
GB9107061D0 (en) Connections
GB9111034D0 (en) Folding rack
IL100037A (en) Waveguide-to-transmission line transition
GB9205716D0 (en) Transition collar-ii

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20100630