GB2250161B - Arbitration circuits for processors and processing systems having pluralities of processors - Google Patents
Arbitration circuits for processors and processing systems having pluralities of processorsInfo
- Publication number
- GB2250161B GB2250161B GB9025572A GB9025572A GB2250161B GB 2250161 B GB2250161 B GB 2250161B GB 9025572 A GB9025572 A GB 9025572A GB 9025572 A GB9025572 A GB 9025572A GB 2250161 B GB2250161 B GB 2250161B
- Authority
- GB
- United Kingdom
- Prior art keywords
- processors
- pluralities
- processing systems
- arbitration circuits
- arbitration
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40006—Architecture of a communication node
- H04L12/40032—Details regarding a bus interface enhancer
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/407—Bus networks with decentralised control
- H04L12/413—Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD]
- H04L12/4135—Bus networks with decentralised control with random access, e.g. carrier-sense multiple-access with collision detection [CSMA-CD] using bit-wise arbitration
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Multi Processors (AREA)
- Bus Control (AREA)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9025572A GB2250161B (en) | 1990-11-23 | 1990-11-23 | Arbitration circuits for processors and processing systems having pluralities of processors |
JP30790391A JPH04279956A (en) | 1990-11-23 | 1991-11-22 | Signal processing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9025572A GB2250161B (en) | 1990-11-23 | 1990-11-23 | Arbitration circuits for processors and processing systems having pluralities of processors |
Publications (3)
Publication Number | Publication Date |
---|---|
GB9025572D0 GB9025572D0 (en) | 1991-01-09 |
GB2250161A GB2250161A (en) | 1992-05-27 |
GB2250161B true GB2250161B (en) | 1995-04-26 |
Family
ID=10685922
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9025572A Expired - Fee Related GB2250161B (en) | 1990-11-23 | 1990-11-23 | Arbitration circuits for processors and processing systems having pluralities of processors |
Country Status (2)
Country | Link |
---|---|
JP (1) | JPH04279956A (en) |
GB (1) | GB2250161B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2273376B (en) * | 1992-12-11 | 1997-03-12 | Sony Corp | Data processing |
CA2199440A1 (en) * | 1997-03-07 | 1998-09-07 | Robert Geoffrey Wood | Distributed bus arbitration scheme with multiple programmable arbitration priorities for bus masters |
WO2005053245A2 (en) * | 2003-11-19 | 2005-06-09 | Honeywell International Inc. | Arbitrating access to a timeslot based on a priority scheme in a tdma network with asynchronous hub |
EP1719297A2 (en) | 2003-11-19 | 2006-11-08 | Honeywell International Inc. | Port driven authentication in a tdma based network |
US8892801B2 (en) * | 2012-05-23 | 2014-11-18 | Arm Limited | Arbitration circuity and method for arbitrating between a plurality of requests for access to a shared resource |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2114333A (en) * | 1982-01-07 | 1983-08-17 | Western Electric Co | Shared facility allocation system |
EP0118731A1 (en) * | 1983-02-03 | 1984-09-19 | CSELT Centro Studi e Laboratori Telecomunicazioni S.p.A. | Distributed-structure circuit for arbitrating the access requests to the bus of a multiprocessor system |
EP0167193A1 (en) * | 1981-09-24 | 1986-01-08 | Ulrich Finger | Arbitration system for access requests from several processors to common resources, by means of a common bus |
-
1990
- 1990-11-23 GB GB9025572A patent/GB2250161B/en not_active Expired - Fee Related
-
1991
- 1991-11-22 JP JP30790391A patent/JPH04279956A/en active Pending
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0167193A1 (en) * | 1981-09-24 | 1986-01-08 | Ulrich Finger | Arbitration system for access requests from several processors to common resources, by means of a common bus |
GB2114333A (en) * | 1982-01-07 | 1983-08-17 | Western Electric Co | Shared facility allocation system |
EP0118731A1 (en) * | 1983-02-03 | 1984-09-19 | CSELT Centro Studi e Laboratori Telecomunicazioni S.p.A. | Distributed-structure circuit for arbitrating the access requests to the bus of a multiprocessor system |
Also Published As
Publication number | Publication date |
---|---|
GB2250161A (en) | 1992-05-27 |
JPH04279956A (en) | 1992-10-06 |
GB9025572D0 (en) | 1991-01-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0459792A3 (en) | Electronic document processing systems | |
GB8706348D0 (en) | Electronic image processing systems | |
DE69230428D1 (en) | Bus arbitration architecture containing deadlock detection and masking | |
GB2246218B (en) | Distributed data processing systems | |
DE69129959D1 (en) | Electronic document processing system | |
EP0479390A3 (en) | Processing device including a memory circuit and a group of functional units | |
EP0581335A3 (en) | Data processing system having units competing for access to shared resources and arbitration unit responsive to the status of the shared resources | |
EP0468498A3 (en) | Routing system capable of effectively processing routing information | |
EP0447229A3 (en) | Arithmetic and logic processing unit for computer graphics system | |
SG42445A1 (en) | Data processing and operating system incorporating dynamic binding across two or more processors | |
EP0489326A3 (en) | Cooling system of electronic computer | |
DE69032862D1 (en) | Intelligent input / output processor and data processing system | |
EP0468820A3 (en) | Data processing system for single-precision and double-precision data | |
EP0505029A3 (en) | Multi-processor computer system | |
EP0486143A3 (en) | Parallel processing of data | |
DE69325487D1 (en) | Image processor and process | |
IT8967733A0 (en) | WORKTABLE FOR THE ELECTRONIC PROCESSING OF GRAPHS AND DOCUMENTS | |
EP0487317A3 (en) | Processor and method for parallel processing | |
GB9009281D0 (en) | An electronic image processing system | |
EP0518420A3 (en) | Computer system for concurrent processing of multiple out-of-order instructions | |
EP0492633A3 (en) | Labelling circuit and processor for image processing | |
GB2250161B (en) | Arbitration circuits for processors and processing systems having pluralities of processors | |
GB2246899B (en) | Cash processing system and method of processing cash | |
EP0486231A3 (en) | Parallel processing system | |
DE69518583D1 (en) | Image processing systems and processes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20091123 |