GB2215544A - Apparatus for the correction of frequency independent errors in quadrature zero I.F. radio architectures - Google Patents
Apparatus for the correction of frequency independent errors in quadrature zero I.F. radio architectures Download PDFInfo
- Publication number
- GB2215544A GB2215544A GB8805748A GB8805748A GB2215544A GB 2215544 A GB2215544 A GB 2215544A GB 8805748 A GB8805748 A GB 8805748A GB 8805748 A GB8805748 A GB 8805748A GB 2215544 A GB2215544 A GB 2215544A
- Authority
- GB
- United Kingdom
- Prior art keywords
- correction
- channel
- signal
- signals
- correction stage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D1/00—Demodulation of amplitude-modulated oscillations
- H03D1/22—Homodyne or synchrodyne circuits
- H03D1/2245—Homodyne or synchrodyne circuits using two quadrature channels
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
Abstract
The apparatus comprises a DC correction stage, a phase correction stage and an amplitude correction stage. Each stage uses comparator fed integrator feedback loops to modify the signal received in the channels. The feedback loops give accurate and efficient correction. The apparatus forms part of a demodulator of the digital signal processors used in such radio architectures. <IMAGE>
Description
APPARATUS FOR THE CORRECTION OF FREQL#NCY INT)EPENT?EN'W ERRORS IN QUADRATURE ZERO I.F. RADIO ARCSTECIURES The present invention relates to apparatus for the correction of frequency independent errors in quadrature zero I.F. radio architectures using digital signal processing (DSP).
A typical zero I.F. (direct conversion) receiver structure is shown in Figure 1. Quadrature baseband signal channels are derived from the RF input IP using a splitter S and two analogue mixers M1, M2 driven by quadrature local oscillators LO. The baseband signals (I & Q) are then low pass filtered by filters LPFI and LPF2 analogueto-digital (AID) converted by converters AIDS, A/D2 and digitally filtered by the DSP circuits comprising channel filters 1 and Q and a demodulator D, to provide the final bandwidth before demodulation.
Three sources of error result from the analogue mixing process.
These are:
DC offsets at the output of the mixers,
Phase errors due to a non-ideal quadrature local oscillator, and
Amplitude errors due to any imbalance between the two mixers. This is depicted in vector form in Figure 2 with DC (1 & Q), phase and amplitude errors of a,b,t, and 8 respectively. A basic method of correction is shown in Figure 3, where W 1 and W2 represent weighting functions whose magnitudes are calclulated from statistical properties of the input signals to correct for any error.
UK patent application GB2150719A discloses a Hilbert transform correction system and a method for calculating the weights W1 and W2. The method is relatively computationally complex and is therefore unsuitable for digital filter integration.
An object of the present invention is to provide a minimal code error correction algorithm for execution by apparatus within the demodulator of digital signal processors.
According to the present invention there is provided apparatus for the correction of frequency independent errors in quadrature zero I.F. radio architectuees, wherein the apparatus comprises a DC correction stage arranged to receive and modify two channel input signals and output the signals to a phase correction stage arranged to modify and output the signals to an amplitude correction stage arranged to modify the signals and generate corrected output signals.
According to an aspect of the present invention each stage includes a comparator fed integrator feedback loop.
An embodiment of the present invention will now be described with reference to the accompanying drawings in which:
Figure 1 shows a block diagram a typical zero I.F. receiver structure,
Figure 2 shows a vector error diagram,
Figure 3 shows a basic correction system,
Figure 4 shows a basic feedback section; and,
Figure 5 shows a block diagram of a feedback correction system according to the present invention.
Figures 1, 2 and 3 have already been described in relation to the prior art and the problems or error associated therewith.
Referring to Figure 5, the correction system comprises three stages, a DC correction stage, Phase correction stage and an
Amplitude correction stage. Each stage of correction incorporates a comparator fed integrator feedback loop as shown in Figure 4. The integrator feedback acts as a high pass filter (i.e. a DC rejector) while the comparator provides control of the effective filter time con#stant.
For an increased comparator step the loop time constant decreases and the effective filter breakpoint frequency increases.
The problem of correcting for phase and amplitude errors therefore reduces to the generation and removal of D.C. terms proportional to the error in each case. For phase correction a product detector is used while any long term difference between the I and Q vector magnitudes is used to correct for amplitude. The I and Q channel signals before correction are from figure 2.
I = a + (1+6) Acos (cot), Q = b + Asin (#t+#) DC rejection from both channels is directly implemented using the loops of Figure 4 giving
I = (1+8) Acos (#t), Q = Asin (#t+#) The product of the two zero mean signals (II & Ql) gives
I1.Ql = el = (1+6) Acos (cot). Asin (cot+) Expanding the expression
el = (1+8) A2 [ cos (cot) sint + sin (owt) cos (cot) cos9)3 (l+8)A2 [ cos(2cot) + 1) sint + sin(2cot) cost) ] 2
This gives the DC term
(1+6)A2 sint or ll+OA2 for small 9 2 2
Adding a small amount of the I channel signal to the Q channel provides a means of correcting for the phase error as shown in
Figure 3.
Amplitude correction is applied to either channel in a similar manner (Figure 5) by integrating any magnitude difference and adding this to either channel. In the amplitude correction stage the
absolute values AB & are used. If the value is negative it is multiplied
by -1, and if positive it remains the same.
The feedback configuration of Figure 5 can be implemented
very efficiently in digital signal processor code and the comparator
step size adjusted to improve accuracy. The present invention gives
very good results without reducing -channel filtering time
unacceptably.
The present invention estimates the required weighting
functions directly and efficiently using the incremental feedback
structure to improve accuracy.
Claims (8)
1. Apparatus for the correction of frequency independent errors in quadrature zero I.F. radio architectures wherein the apparatus comprises a DC correction stage arranged to receive and modify two channel input signals and output the signals to a phase correction stage arranged to modify and output the signals to an amplitude correction stage arranged to modify the signals and generate corrected output channel signals.
2. Apparatus as claimed in claim 1, wherein the DC correction stage comprises two comparator fed integrator feedback loops which receive and modify a respective input channel signal.
3. Apparatus as claimed in claim 2, wherein the integrator feedback in each loop acts as a high pass filter, and the comparator controls the filter time constant.
4. Apparatus as claimed in claim 3, wherein the phase correction stage comprises a comparator fed integrator feedback loop arranged to add an amount of the signal from one channel to the signal in the other channel to correct the signal phase.
5. Apparatus as claimed in claim 4, wherein the amplitude correction stage comprises a comparator fed integrator feedback loop arranged to integrate a magnitude difference in the signal of one channel and add the difference to the signal in the other channel to correct the signal amplitude.
6. Apparatus as claimed in claims 1 to 5, wherein the apparatus forms part of a demodulator located in digital signal processing circuits of an architecture shown in Figure 1 of the accompanying drawings.
7. Apparatus for the correction of frequency independent errors in quadrature zero I.F. radio architectures substantially as hereinbefore described.
8. Apparatus as hereinbefore described with reference to Figures 3, 4 and 5 of the accompanying drawings.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8805748A GB2215544B (en) | 1988-03-10 | 1988-03-10 | Apparatus for the correction of frequency independent errors in quadrature zero i.f. radio architectures |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB8805748A GB2215544B (en) | 1988-03-10 | 1988-03-10 | Apparatus for the correction of frequency independent errors in quadrature zero i.f. radio architectures |
Publications (3)
Publication Number | Publication Date |
---|---|
GB8805748D0 GB8805748D0 (en) | 1988-04-07 |
GB2215544A true GB2215544A (en) | 1989-09-20 |
GB2215544B GB2215544B (en) | 1992-02-19 |
Family
ID=10633205
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB8805748A Expired - Lifetime GB2215544B (en) | 1988-03-10 | 1988-03-10 | Apparatus for the correction of frequency independent errors in quadrature zero i.f. radio architectures |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2215544B (en) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2310115A (en) * | 1996-02-08 | 1997-08-13 | Nokia Mobile Phones Ltd | DC compensation |
EP0800278A1 (en) * | 1996-04-04 | 1997-10-08 | Plessey Semiconductors Limited | An error correction circuit |
US5715281A (en) * | 1995-02-21 | 1998-02-03 | Tait Electronics Limited | Zero intermediate frequency receiver |
WO1999056388A2 (en) * | 1998-04-23 | 1999-11-04 | Koninklijke Philips Electronics N.V. | If-receiver |
US6340903B1 (en) | 2000-05-10 | 2002-01-22 | Zilog, Ind. | Auto-zero feedback sample-hold system |
US20060007999A1 (en) * | 2004-07-08 | 2006-01-12 | Gomez Ramon A | Method and system for enhancing image rejection in communications receivers using test tones and a baseband equalizer |
WO2008026178A3 (en) * | 2006-08-31 | 2008-08-21 | Nxp Bv | Frequency dependent i/q imbalance estimation |
-
1988
- 1988-03-10 GB GB8805748A patent/GB2215544B/en not_active Expired - Lifetime
Cited By (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5715281A (en) * | 1995-02-21 | 1998-02-03 | Tait Electronics Limited | Zero intermediate frequency receiver |
GB2310115A (en) * | 1996-02-08 | 1997-08-13 | Nokia Mobile Phones Ltd | DC compensation |
US5917867A (en) * | 1996-02-08 | 1999-06-29 | Nokia Mobile Phones Limited | Method and apparatus for DC compensation |
GB2310115B (en) * | 1996-02-08 | 2000-06-07 | Nokia Mobile Phones Ltd | Method and apparatus for dc compensation |
EP0800278A1 (en) * | 1996-04-04 | 1997-10-08 | Plessey Semiconductors Limited | An error correction circuit |
WO1999056388A2 (en) * | 1998-04-23 | 1999-11-04 | Koninklijke Philips Electronics N.V. | If-receiver |
WO1999056388A3 (en) * | 1998-04-23 | 1999-12-29 | Koninkl Philips Electronics Nv | If-receiver |
US6340903B1 (en) | 2000-05-10 | 2002-01-22 | Zilog, Ind. | Auto-zero feedback sample-hold system |
US20060007999A1 (en) * | 2004-07-08 | 2006-01-12 | Gomez Ramon A | Method and system for enhancing image rejection in communications receivers using test tones and a baseband equalizer |
WO2008026178A3 (en) * | 2006-08-31 | 2008-08-21 | Nxp Bv | Frequency dependent i/q imbalance estimation |
US8218687B2 (en) | 2006-08-31 | 2012-07-10 | St-Ericsson Sa | Frequency dependent I/Q imbalance estimation |
Also Published As
Publication number | Publication date |
---|---|
GB8805748D0 (en) | 1988-04-07 |
GB2215544B (en) | 1992-02-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0501740B1 (en) | Phase and gain error control system for use in an I/Q direct conversion receiver | |
US5826180A (en) | Near homodyne radio frequency receiver | |
US4464770A (en) | Synchronous radio or television receiver with analog high frequency section followed by digital low frequency section | |
US5604929A (en) | System for correcting quadrature gain and phase errors in a direct conversion single sideband receiver independent of the character of the modulated signal | |
US5230099A (en) | System for controlling phase and gain errors in an i/q direct conversion receiver | |
JP3275178B2 (en) | Frequency control apparatus and method for digital radio receiver | |
US6385442B1 (en) | Multiphase receiver and oscillator | |
US6744829B1 (en) | Calibration of a quadrature receiver | |
US6304751B1 (en) | Circuits, systems and methods for digital correction of phase and magnitude errors in image reject mixers | |
GB2040615A (en) | Receiver system | |
US7480348B2 (en) | I/Q demodulation circuit | |
US4599743A (en) | Baseband demodulator for FM and/or AM signals | |
US5915028A (en) | Amplitude demodulator | |
FI87960B (en) | FREKVENSSKILLNADSDETEKTOR (FDD) OCH EN BAERVAOGSMODULERAD MOTTAGARE INNEHAOLLANDE EN DYLIK FDD | |
GB2215544A (en) | Apparatus for the correction of frequency independent errors in quadrature zero I.F. radio architectures | |
US4677690A (en) | Baseband demodulator for FM and/or AM signals | |
US4799212A (en) | Circuit for controlling two signals approximately 90 degree apart in phase | |
US5774375A (en) | Method and apparatus for the correction of signal-pairs | |
JP3606373B2 (en) | Filter equipped device | |
US5371902A (en) | Method and apparatus for recovering baseband signals from in-phase and quadrature-phase signal components having phase error therebetween | |
US5067140A (en) | Conversion of analog signal into i and q digital signals with enhanced image rejection | |
EP0271266B1 (en) | Signal processing | |
US11177846B2 (en) | Radio frequency circuits and methods of processing radio frequency signals | |
US7412222B2 (en) | Quadrature correction method for analog television reception using direct-conversion tuners | |
US20030236073A1 (en) | Correction of mismatch between in-phase and quadrature signals in a radio receiver |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 19940310 |