GB2100895A - Motor control computer operation monitoring apparatus and method - Google Patents
Motor control computer operation monitoring apparatus and method Download PDFInfo
- Publication number
- GB2100895A GB2100895A GB08216383A GB8216383A GB2100895A GB 2100895 A GB2100895 A GB 2100895A GB 08216383 A GB08216383 A GB 08216383A GB 8216383 A GB8216383 A GB 8216383A GB 2100895 A GB2100895 A GB 2100895A
- Authority
- GB
- United Kingdom
- Prior art keywords
- memory
- computer
- control computer
- data
- monitor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
- G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
- G06F11/3466—Performance evaluation by tracing or monitoring
- G06F11/348—Circuit details, i.e. tracer hardware
-
- G—PHYSICS
- G07—CHECKING-DEVICES
- G07C—TIME OR ATTENDANCE REGISTERS; REGISTERING OR INDICATING THE WORKING OF MACHINES; GENERATING RANDOM NUMBERS; VOTING OR LOTTERY APPARATUS; ARRANGEMENTS, SYSTEMS OR APPARATUS FOR CHECKING NOT PROVIDED FOR ELSEWHERE
- G07C5/00—Registering or indicating the working of vehicles
- G07C5/008—Registering or indicating the working of vehicles communicating information to a remotely located station
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02T—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO TRANSPORTATION
- Y02T10/00—Road transport of goods or passengers
- Y02T10/60—Other road transportation technologies with climate change mitigation effect
- Y02T10/72—Electric energy management in electromobility
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Combined Controls Of Internal Combustion Engines (AREA)
- Control Of Electric Motors In General (AREA)
- Electric Propulsion And Braking For Vehicles (AREA)
- Medicines That Contain Protein Lipid Enzymes And Other Medicines (AREA)
Abstract
In the monitoring apparatus a local monitor including a dual port RAM 42a and a first microprocessor, 44a, is coupled with a motor control computer 10 to provide selected data stored in the memory of the motor control computer for sending that data over a data link to a remote monitor apparatus including a second micro- processor 44b and motor operation display apparatus. The data is sent during a period when the motor control computer 10 is not executing a monitor portion of its control program. <IMAGE>
Description
SPECIFICATION
Motor control computer operation monitoring apparatus and method
This invention relates generally to monitoring of a propulsion motor operation, and more particularly it concerns monitoring of a computer controlled motor propulsion apparatus.
It is known in the prior art to operate a vehicle propulsion motor with a programmed microprocessor controlling a chopper that determines the average current of that motor as described by the above cross referenced patent application.
It is known in the prior art to provide a propulsion logic monitor apparatus coupled with the memory of the above described propulsion motor control computer and including a plurality of HEX switches and with associated HEX coded
LED displays that enable an operator to provide input addresses for up to six memory locations of the motor control computer. In this way the LED displays of the monitor apparatus then displayed the contents of the so addressed memory locations. The HEX switches operated with the motor control computer to output through the
LED displays the addressed memory content data in HEX code of letters A to F and numbers 0 to 9 for each addressed memory location of the RAM storage device.A dedicated monitor program routine read in the HEX switch provided addresses through an input port of the propulsion motor control computer and, output ports provided the data information selected thereby. This could be done as often as the operator would change the HEX switches to different input addresses that were desired. In practice the HEX switches could address only a limited portion of the propulsion motor control computer memory, with the contents thereof being shown by the LED displays. This permitted an operator to look inside the propulsion motor control computer memory to obtain whatever information data was stored in the addressed memory locations to determine what the motor control computer was doing at a particular time in its operation.In addition digital to analog converters were operative with chart recorders to provide a record of the respective information data stored in the addressed memory locations as a function of operating time. One problem with the operation of this prior art monitor apparatus was that it sometimes required a considerable time by the operator to move through the available memory locations and determine some malfunction of the motor control computer that may be taking place in relation to the desired motor control operation.
The present invention in its broad form comprises in a monitoring apparatus for a control system including a control computer having a programmed memory, the apparatus comprising: first memory means coupled with the control computer and operative with the control computer during a predetermined portion of said programmed memory, first monitor means including a local computer coupled with the first memory means to provide an address of a memory location for obtaining from the first memory means the data information stored at said memory location when the predetermined portion of the application control program is not operating with the first computer, second monitor means including a remote computer having second memory means, and data link means coupled between the local computer of the first monitor means and the remote computer of the second monitor means for providing said data information to the second memory means when said predetermined portion of the application control program is not operating with the control computer.
Also described and claimed herein is a method for practicing the invention. In a preferred example described herein, an operation monitoring apparatus for a propulsion motor control computer is provided without additionally loading down or disturbing of the regular programmed operation of the motor control computer with its own application control program. A monitor program routine is included as a dedicated portion of the total application control program of the motor control computer and which monitor program routine is run each operational cycle of the motor control computer.
A local monitor apparatus is carried by the vehicle including the propulsion motor control computer and includes a first monitor computer and a first dual port memory RAM coupled with the propulsion motor control computer, and the local monitor apparatus is connected through a data link with a remote monitor apparatus that includes a second monitor computer and a second dual port RAM memory, an operator display and data recorder apparatus. The remote monitor can be carried by the vehicle or can be located at the wayside with a suitable signal energy transmission coupling provided to the local monitor apparatus.
A more detailed understanding of the invention can be had from the following description of a preferred embodiment give#n by way of example and to be studied in conjunction with the accompanying drawing in which:
Figure 1 is a prior art illustration of a transit vehicle operative with a roadway track and a block diagram of a monitor apparatus coupled with a motor control computer apparatus;
Figure 2 shows a block diagram of the present monitor apparatus coupled with a motor control computer apparatus;
Figure 3 shows a block diagram of the local monitor apparatus shown in Figure 2 and using the present invention;
Figure 4 shows the hardware circuitry of the dual port RAM memory portion of the monitor apparatus shown in Figure 3;
Figure 5 shows the local monitor computer,
PROM RAM and clock of the monitor apparatus shown in Figure 3;
;;Figure 6 shows the interrupt controller and the ADCC data link apparatus shown in Figure 3;
Figure 7 shows the digital to analog converters shown in Figure 3; and
Figure 8 shows the well-known ADLC frame format.
In Figure 1 there is shown a prior art vehicle propulsion motor control apparatus 8 including a motor control computer 10 including a RAM memory 12 and a PROM memory 14 operative with an analog phase controller 16 for determining the operational duty cycle of a chopper apparatus 18 coupled to provide a desired average motor current for one or more vehicle propulsion motors 20. A vehicle 11 is shown operating with a roadway track 13 having a wayside control apparatus 15 to determine the vehicle operation. The vehicle 11 includes the motor control apparatus 8 and carries the monitor apparatus 22.The monitor apparatus 22 includes an operator input and display apparatus 24 having a plurality of manual HEX switches 26 and is coupled with the motor control computer 10 to enable an operator 28 to select input addresses for a predetermined number of locations in the
RAM memory 12 such that the input and display apparatus 24 can display the data information contents of those locations in RAM memory 12 for the study of the operator 28. This permits the operator 28 to look inside the memory 12 of the motor control computer 10 to determine what control operation the motor control computer 10 is performing at a particular interval of time.The operation of the monitor apparatus 22 is restricted such that the upper bytes of address had to be the same to address one page of the memory of RAM 12 and the bottom two nibbles of address were put in through two HEX switches 24 such that each HEX swich 24 controls one nibble of the address. It should be understood that a as referred to and used herein, nibble is four bits of data and a byte is eight bits of data. In the HEX code a nibble can comprise a whole digit.
In Figure 2 there is shown a preferred embodiment of the information monitoring apparatus of the present invention. The motor control computer 10 including the RAM 12 and the PROM 14 is operative the same as shown in
Figure 1 through the analog phase controller 16 to determine the duty cycle of the chopper apparatus 18 for controlling the vehicle motors 20. The control computer 10 can comprise an
Intel (trademark) 8080 microprocessor having 16 address lines such that 256 pages of memory can be addressed.
A local monitor apparatus 30 is provided aboard the vehicle with the propulsion motor control apparatus 8 and is connected through a suitable high speed serial data link 34 to a remote monitor apparatus 36 that can also be located on board the vehicle or located at the wayside with suitable and well-known signal transmission coupling provided with the vehicle carried apparatus. The remote monitor apparatus 36 includes an operator input and display 38 and a data recorder 40. The local monitor apparatus 30 is operative to look in real time at data information stored in the RAM memory 12. The local monitor apparatus 30 can look at 8 bytes of information in real time for each operative cycle of the chopper apparatus 18. The same data information can be addressed for several repetitive chopper cycles or different data information can be addressed respectively for each chopper cycle.Motor current transients can change every chopper cycle and it is desired to follow a change in this motor current. For the HEX code a nibble can comprise a whole digit so the address for an Intel 8080 motor control computer is two bytes or four nibbles. The data recorder 40 enables following fast transient changes of the selected and monitored motor operational variable.
In Figure 3 there is shown the local monitor apparatus 30 including the data recorder 40a, a dual port RAM memory 42a, a local monitor computer 44a, a serial data link portion 34 coupled with a well-known ADLC controller 56a, an interrupt controller 48a, a set of digital to analog converters 50a and an RAM memory 54a.
The remote monitor apparatus 36 is similar to the local monitor apparatus 30, and includes a data recorder 40b, a dual port RAM memory 42b, a remote monitor computer 44b, the serial data link portion 34 coupled with a well-known ADLC controller 56b, an interrupt controller 48b, a set of digital to analog converters 50b and an RAM memory 54b.
A conventional dual port RAM can service two microprocessors, with each having access to the
RAM any time desired. Instead, the dual port RAM 42a shown in Figure 3 is operative such that the motor control computer 10 has the primary or master control over the RAM 42a and the local monitor computer 44a is secondary in operation.
The motor control computer 10 has about 10% or less of its total operational program cycle time available for monitor servicing of the RAM 42a as requested by the local monitor computer 44.
The dual port RAM 42a is shown schematically in Figure 4. The dual port RAM 42a is controlled by the motor control computer 10 through the data bus 61,the address bus 63 and the read and write lines 65, with the motor control computer 10 taking control of the RAM 42a by outputting the proper data, such as any data byte which has a "1" as its least significant bit, to a chosen output port OFFH of the motor control computer 10. This bit is clocked into the flip-flop 70 through line 67 by decoding the proper port address through the address 3 to 8 decoding chips 68 and 66. The flip-flop 70 selects either the external system bus 46a or the bus 47a connecting the local monitor computer 44a as the bus connected to the dual port RAM 42a, using lines 71 and 69 as the appropriate chip enable or disable to chips 60, 62, 74 and 72. For example, when the motor control computer 10 takes control of the RAM 42a, line 69 is at a logic level of "0" which allows the transceiver chip 60 to operate normally for passing information and selects the inputs from the external system bus 46a to be passed through demultiplexer or data selector chips 62 and 74, while line 71 is at a logic level of "1" which disallows the normal operation of transceiver chip 72 which is held tristated. The control of the RAM memory 42a is relinquished by outputting the complement of the data bit to the chosen port.
In the operation of the dual port RAM 42a the motor control computer 10 asserts control over the RAM 42a and reads from the RAM 42a the address memory locations in RAM 42a that the local monitor computer 44a had previously written into the RAM 42a when the local monitor computer 44a had access to the RAM 42a. This indicates what data is desired by the local monitor computer 44a. Then the motor control computer 10 will output that requested data into different storage locations of the RAM 42a and then relinquish control of the RAM 42a. This will cause a positive going pulse on line 69, with the data bit being clocked into the flip-flop 70 as discussed earlier, which is tied directly to the interrupt controller 90 shown in Figure 6.This positive going pulse will prompt the interrupt controller 90 to interrupt the local monitor computer 44a which reads out this desired data and inputs to the RAM 42a the addresses of the next desired data to be received during the next monitor cycle from the motor control computer 10. The motor control computer 10 has control of the RAM-42a for the short monitor portion of its total operation control program cycle as determined by the motor control computer 10, that the local monitor computer 44a has adequate time to read out from the RAM 42a and to input the next requested addresses into the RAM 42a to be utilized by the control computer 10 during the next monitor portion of the operational cycle of the motor control computer 10.
The flip-flop signals the local monitor computer 44a over line 69 when the local monitor computer 44a has access to the dual port RAM memory 42a using an interrupt signal which causes the local monitor computer 44a to perform two data block transfers, with the first transfer being the data stored in its own RAM memory 54a and that was received from the data link 34 and which data now goes to the dual port
RAM memory 42a for use by the propulsion motor control computer 10 and the second being the transfer of data to its own RAM 54a and previously placed in the dual port RAM 42a by the motor control computer 10 for transmission over the data link 34.
In Figure 5 there is shown the local monitor computer 44a which can be a well-known Zilog
(tradename) Z80 operative with PROM 76 to give operational instructions to the computer 44a. The clock 78 operates with the computer 44a. The
hardware reset 80 is provided for the computer 44a and related system components. The decoder
chips 82, 84, 86 and 88 operate to decode
addresses for the computer 44a and permit it to communicate with other components of the local monitor computer 44a, such as the RAM 54razz In Figure 6 there is shown the coordinating interrupt controller 90 which operates to coordinate the timing of the ADLC 92 of the ADLC controller 56a with the operation of the local monitor computer 44a. The clock or divide by N counter 94 generates the clock frequency required by the ADLC 92.The driver buffer 96 of the ADLC controller 56a is employed to send the output of the ADLC 92 out over the serial data link 34.
The serial data link 34 carries the transmitted data 99, the received data 97 shown in Figure 6 and the transmit and receive clock 101 of the
ADLC 92 after they have been appropriately buffered through the driver chip 96. The serial data link 34 is serviced by interrupts occurring from the transitions in lines 91, 93, and 95 which are tied to the interrupt inputs of the interrupt controller 90. When a byte of data is received over the data serial link 34, line 93 signals the interrupt controller 90 which in turn interrupts the local monitor computer 44a and the received data is read and stored in the RAM 54a.When the
ADLC 92 is able to transmit a byte of data, line 91 signals the interrupt controller 90 which in turn interrupts the local monitor computer 44a which reads a byte from the RAM 54a and writes it to the address of the transmit buffer ADLC 92 to ba transmitted to the remote monitor apparatus 36 shown in Figure 3. This data is sent and received over the serial data link 34 in various length frames using the well-known ADLC frame format protocol shown in Figure 8.
The local monitor computer 44a performs these two functions with two data block transfers, with the first transfer being the address stored in its own RAM memory 54a and that was received from the serial data link 34 and which addresses now go to the dual port RAM 42a for use by the motor control computer 10 and the second being the transfer of data to its own RAM 54a and previously placed in the dual port RAM 42a by the motor control computer 10 for transmission over the data serial link 34.
During the time when the local monitor computer 44a is not servicing interrupts the computer 44a sends data over the connection 49a to the provided digital to analog converters 50a, with six such converters and outputs to the data recorder 40a being illustrated in Figure 3.
The data sent to these converters 50a can be six pieces of data in the RAM 54a.
As shown in Figure 3 there are two monitor computer apparatuses 30 and 36, with each including similar components as shown in Figure 3. The local monitor apparatus 30 interfaces with the motor control computer 10 and has its own
RAM 54a. The local monitor apparatus 30 takes the data information from the RAM 12 of the
motor control computer 10 and sends that
information to the remote monitor apparatus 36 which then makes that information available to the operator input and display 38 for desired analysis by an operator or to a suitable diagnostic apparatus 39. The diagnostic apparatus 39 can include a prior art microprocessor having a suitable diagnostic program, such as described in an article entitled "Recent Applications of
Microprocessor Technology to People Mover
Systems" by M. P.McDonald et. al. and published in relation to the 29th IEEE Vehicle Technology
Group Conference held in Chicago, Illinois in
March 1979, to draw motor operation conclusions from the received data information.
The local monitor apparatus 30 provides a clock signal required to synchronize the sending and receiving of information over the serial data link 34 and the remote monitor apparatus 36 receives this clock signal
The local monitor apparatus 30 sends the clock pulse to its own ADLC controller 56a and to the buffer driver of the remote monitor apparatus 36.
The remote monitor apparatus 36 has its own scratch pad second RAM memory 54b into which there is put the desired information address.
When the remote monitor apparatus 36 has access over the serial data link 34 to the first
RAM 54a of the local monitor apparatus 30, the desired information address is transferred into the first RAM 54a when access is granted over the serial data link 34.
The ADLC controller 56a of the local monitor apparatus 30 has three interrupts coming into the interrupt controller 48a. The ADLC interrupts the local monitor computer 44a to indicate the ADLC controller 56a is out of data and available to transmit data over the serial data link 34. the local monitor computer 44a will then write data into its transmit buffer 96 shown in Figure 6. The ADLC controller 56a has an interrupt to indicate that the
ADLC has received address data from the remote monitor apparatus 36 which should be read before the data is lost. The local monitor computer 44a will then read this address data into the first RAM 54a.
The serial data link 34 uses the ADLC format shown in Figure 8, which is well known and frames the data information. There is a flag at the end of the data to indicate the start of the data.
This flag includes a word indicating everything in the last frame of received data is good or not good, since cyclic redundancy checks are made to establish bit errors and the validity of this data the flag gives an interrupt to check the received word to determine that the data information is good.
The remote monitor computer 44b will take six bytes of information received from the motor control computer 10 and send this information to respective channels of the data recorder 40b in the spare time of the remote monitor computer 44b whem not receiving interrupts.
In Figure 7 there are shown six suitable digital to analog converters, 98, 100, 102, 104, 106 and 108 for providing outputs to desired recorder devices.
The table on page 1 1-1 iists the legends and corresponding numerals in the drawing, for the ready reference by the reader.
Identification of reference numerals used in the drawings
Legend Ref. No. Figure
Motor Control Computer 10 1
Motor Control Computer 10 2
Motor Control Apparatus 10 3
RAM 12 1
RAM 12 2
PROM 14 1
PROM 14 2
Wayside Control Apparatus 1 5 1 Analog o Controller 16 1
Analog 0 Controller 16 2
Chopper Apparatus 18 1
Chopper Apparatus 18 2
Vehicle Motors 20 1
Vehicle Motors 20 2
Local Monitor Apparatus 30 2
Remote Monitor Apparatus 36 2
Operator Input & Display 38 2
Operator Input s Display 38 3
Diagnostic Apparatus 39 2
Diagnostic Apparatus 39 3
Data Recorder 40a 3
Data Recorder 40b 3
Dual Port Ram Memory 42a 3
Dual Port Ram Memory 42b 3
Local Monitor Computer 44a 3
Remote Monitor Computer 44b 3
Interrupt Controller 48a 3
Interrupt Controller 48b 3
D/AConverters 50a 3
D/A Converters 50b 3
RAM 54a 3
RAM 54b 3
ADLC Data Link 56a 3
ADLC Data Link 56b 3
Claims (10)
1. A monitoring apparatus for a control system including a control computer having a programmed memory, the apparatus comprising:
first memory means coupled with the control computer and operative with the control computer during a predetermined portion of said programmed memory,
first monitor means including a local computer coupled with the first memory means to provide an address of a memory location for obtaining from the first memory means the data information stored at said memory location when the predetermined portion of the application control program is not operating with the first computer,
second monitor means including a remote computer having second memory means, and
data link means coupled between the local computer of the first monitor means and the remote computer of the second monitor means for providing said data information to the second memory means when said predetermined portion of the application control program is not operating with the control computer.
2. The monitoring apparatus of claim 1, wherein the first memory means is a dual port
RAM device operative with the control computer such that the control computer has the master control over the first memory means during said predetermined portion of the application control program.
3. The monitor apparatus of claim 1, wherein the local computer includes a third memory means for storing data information obtained from the first memory means when the predetermined portion of the application control program is not operating with the first computer.
4. The monitor apparatus of claim 1 , wherein the first memory means is a dual port RAM device under the primary control of the control computer when said predetermined portion of the application control program is operating with the control computer and wherein the first memory means is under the secondary control of the local computer when said predetermined portion of the application program is not operating with the control computer.
5. The monitor apparatus of claim 1 connected to cooperate with a control computer of a transit vehicle movable along a roadway having a wayside,
with the first memory means and the first monitor means being carried by the vehicle moving along said roadway.
6. A method of monitoring the operation of a motor control computer with a local monitor apparatus having a first memory coupled through a data link with a remote monitor apparatus, said motor control computer having a second memory and a control program including a monitoring portion, the method including the steps of
providing address locations for the second memory from the local monitor apparatus to indicate data stored in said second memory that is desired for monitoring the operation of the control computer,
storing said data in the first memory of the local monitor apparatus when the monitoring portion of the control program is operating with the motor control computer.
transferring said data over the data link to the remote monitor apparatus when said monitor portion of the control program is not operating with the motor control computer, and
analyzing said data in relation to the remote monitor apparatus to determine the actual operation of the motor control computer.
7. The method of claim 6, with the monitoring portion of the control program for the motor control computer running each operational cycle of the motor control computer.
8. The method of claim 6, with the motor control computer asserting control over the first memory and reading from the first memory the address location for the second memory to indicate the data that is desired by the local monitor apparatus.
9. The method of claim 6, with the local monitor apparatus controlling the provision of address locations for the second memory and the transfer of data over the data link to the remote monitor apparatus.
10. The method of claim 6, with the transfer of data over the data link, being serial and including a validity check relative to determining that the transferred data information is good.
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US27546281A | 1981-06-18 | 1981-06-18 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB2100895A true GB2100895A (en) | 1983-01-06 |
Family
ID=23052389
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB08216383A Withdrawn GB2100895A (en) | 1981-06-18 | 1982-06-04 | Motor control computer operation monitoring apparatus and method |
Country Status (5)
| Country | Link |
|---|---|
| JP (1) | JPS57211908A (en) |
| CA (1) | CA1190628A (en) |
| DE (1) | DE3220645A1 (en) |
| GB (1) | GB2100895A (en) |
| IT (1) | IT1157874B (en) |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0218979A2 (en) * | 1985-10-03 | 1987-04-22 | Mitsubishi Denki Kabushiki Kaisha | Computer program debugging system |
| US4677558A (en) * | 1984-03-03 | 1987-06-30 | Robert Bosch Gmbh | Method and system for controlling operation of an apparatus or engine, particularly internal combustion engine |
| EP0383593A2 (en) * | 1989-02-15 | 1990-08-22 | Hitachi, Ltd. | System and method of load sharing control for automobile |
| EP0498453A2 (en) * | 1991-02-07 | 1992-08-12 | Mitsubishi Denki Kabushiki Kaisha | Programmable controller with independent display |
| EP0629965A2 (en) * | 1993-06-15 | 1994-12-21 | Robert Bosch Gmbh | System for data acquisition from electronic control apparatuses |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE4446512A1 (en) * | 1994-12-24 | 1996-06-27 | Sel Alcatel Ag | Device for carrying out a vehicle test or for evaluating vehicle errors |
| CN106364321A (en) * | 2016-10-11 | 2017-02-01 | 福建星海通信科技有限公司 | Long-distance monitoring system of new energy source automobile |
-
1982
- 1982-06-02 DE DE19823220645 patent/DE3220645A1/en not_active Withdrawn
- 1982-06-04 GB GB08216383A patent/GB2100895A/en not_active Withdrawn
- 1982-06-16 IT IT41603/82A patent/IT1157874B/en active
- 1982-06-16 JP JP57102328A patent/JPS57211908A/en active Pending
- 1982-06-17 CA CA000405390A patent/CA1190628A/en not_active Expired
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4677558A (en) * | 1984-03-03 | 1987-06-30 | Robert Bosch Gmbh | Method and system for controlling operation of an apparatus or engine, particularly internal combustion engine |
| EP0218979A2 (en) * | 1985-10-03 | 1987-04-22 | Mitsubishi Denki Kabushiki Kaisha | Computer program debugging system |
| EP0218979B1 (en) * | 1985-10-03 | 1991-04-24 | Mitsubishi Denki Kabushiki Kaisha | Computer program debugging system |
| EP0383593A2 (en) * | 1989-02-15 | 1990-08-22 | Hitachi, Ltd. | System and method of load sharing control for automobile |
| EP0383593A3 (en) * | 1989-02-15 | 1991-10-09 | Hitachi, Ltd. | System and method of load sharing control for automobile |
| US5157610A (en) * | 1989-02-15 | 1992-10-20 | Hitachi, Ltd. | System and method of load sharing control for automobile |
| EP0498453A2 (en) * | 1991-02-07 | 1992-08-12 | Mitsubishi Denki Kabushiki Kaisha | Programmable controller with independent display |
| EP0498453A3 (en) * | 1991-02-07 | 1992-12-23 | Mitsubishi Denki Kabushiki Kaisha | Programmable controller with independent display |
| US5565895A (en) * | 1991-02-07 | 1996-10-15 | Mitsubishi Denki Kabushiki Kaisha | Programmable controller with independent display |
| EP0629965A2 (en) * | 1993-06-15 | 1994-12-21 | Robert Bosch Gmbh | System for data acquisition from electronic control apparatuses |
| EP0629965A3 (en) * | 1993-06-15 | 1995-05-10 | Bosch Gmbh Robert | System for data acquisition from electronic control apparatuses. |
Also Published As
| Publication number | Publication date |
|---|---|
| IT8241603A1 (en) | 1983-12-16 |
| JPS57211908A (en) | 1982-12-25 |
| DE3220645A1 (en) | 1983-01-05 |
| CA1190628A (en) | 1985-07-16 |
| IT1157874B (en) | 1987-02-18 |
| IT8241603A0 (en) | 1982-06-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4506324A (en) | Simulator interface system | |
| JPH0561667B2 (en) | ||
| US5640545A (en) | Frame buffer interface logic for conversion of pixel data in response to data format and bus endian-ness | |
| EP0039585B1 (en) | Stage lighting control system | |
| US3921139A (en) | Test system having memory means at test module | |
| GB2100895A (en) | Motor control computer operation monitoring apparatus and method | |
| US4459662A (en) | Microcomputer having ROM mass memory for downloading main RAM memory with microcomputer instructions | |
| JPS59208628A (en) | Total data processing/text processing system | |
| EP0147055B1 (en) | A data disc system for a computed tomography x-ray scanner | |
| JPS62500555A (en) | Interface circuit for connecting digital devices to time multiplexed links | |
| US4761729A (en) | Device for exchanging data between a computer and a peripheral unit having a memory formed by shift registers | |
| US4695997A (en) | Device for performing wrap tests on a multiplex link in a data communication system | |
| GB2076180A (en) | Stage Lighting Control System | |
| JPS58129859A (en) | Transmitting method of process signal | |
| Prichard | A Central Controller/Display System with Real-Time Processing for Remote Data Acquisition Units | |
| SU1312585A1 (en) | Multichannel interface for linking two computers | |
| SU545981A1 (en) | Selector channel | |
| SU1249488A1 (en) | Automatic system for testing and diagnostic checking of digital units | |
| JP3106882B2 (en) | Sending device for ID code of remote IO | |
| JPS5850380B2 (en) | Control system testing equipment | |
| SU974368A1 (en) | Device for data input and processing | |
| US6822949B1 (en) | Register control apparatus for W-CDMA WLL separation type terminal | |
| SU1451711A1 (en) | Process control computer system | |
| JPH0256697B2 (en) | ||
| JPH07234882A (en) | Waveform measuring instrument |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |