GB201201057D0 - Power electronic package having two substrates with multiple semiconductor chips and electronic components - Google Patents
Power electronic package having two substrates with multiple semiconductor chips and electronic componentsInfo
- Publication number
- GB201201057D0 GB201201057D0 GBGB1201057.5A GB201201057A GB201201057D0 GB 201201057 D0 GB201201057 D0 GB 201201057D0 GB 201201057 A GB201201057 A GB 201201057A GB 201201057 D0 GB201201057 D0 GB 201201057D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- substrates
- semiconductor chips
- multiple semiconductor
- electronic components
- power electronic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title 1
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
- H01L2924/12032—Schottky diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13062—Junction field-effect transistor [JFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1201057.5A GB2485087B (en) | 2006-08-30 | 2006-08-30 | Power electronic package having two substrates with multiple semiconductor chips and electronic components |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB1201057.5A GB2485087B (en) | 2006-08-30 | 2006-08-30 | Power electronic package having two substrates with multiple semiconductor chips and electronic components |
Publications (3)
Publication Number | Publication Date |
---|---|
GB201201057D0 true GB201201057D0 (en) | 2012-03-07 |
GB2485087A GB2485087A (en) | 2012-05-02 |
GB2485087B GB2485087B (en) | 2012-06-13 |
Family
ID=45840806
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB1201057.5A Expired - Fee Related GB2485087B (en) | 2006-08-30 | 2006-08-30 | Power electronic package having two substrates with multiple semiconductor chips and electronic components |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2485087B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113825343A (en) * | 2021-11-23 | 2021-12-21 | 华海通信技术有限公司 | Be applied to high-pressure optical communication equipment's insulating heat-transfer device |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AT514085B1 (en) | 2013-06-11 | 2014-10-15 | Austria Tech & System Tech | power module |
WO2015077808A1 (en) | 2013-11-27 | 2015-06-04 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Circuit board structure |
AT515101B1 (en) | 2013-12-12 | 2015-06-15 | Austria Tech & System Tech | Method for embedding a component in a printed circuit board |
AT515447B1 (en) | 2014-02-27 | 2019-10-15 | At & S Austria Tech & Systemtechnik Ag | Method for contacting a component embedded in a printed circuit board and printed circuit board |
US11523520B2 (en) | 2014-02-27 | 2022-12-06 | At&S Austria Technologie & Systemtechnik Aktiengesellschaft | Method for making contact with a component embedded in a printed circuit board |
ITUB20153344A1 (en) | 2015-09-02 | 2017-03-02 | St Microelectronics Srl | ELECTRONIC POWER MODULE WITH IMPROVED THERMAL DISSIPATION AND ITS MANUFACTURING METHOD |
US10461021B2 (en) * | 2017-02-28 | 2019-10-29 | Deere & Company | Electronic assembly with enhanced thermal dissipation |
CN107393882B (en) * | 2017-06-22 | 2019-06-25 | 中国工程物理研究院电子工程研究所 | Silicon carbide device encapsulating structure and manufacturing method based on three layers of DBC substrate |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7138708B2 (en) * | 1999-09-24 | 2006-11-21 | Robert Bosch Gmbh | Electronic system for fixing power and signal semiconductor chips |
-
2006
- 2006-08-30 GB GB1201057.5A patent/GB2485087B/en not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113825343A (en) * | 2021-11-23 | 2021-12-21 | 华海通信技术有限公司 | Be applied to high-pressure optical communication equipment's insulating heat-transfer device |
Also Published As
Publication number | Publication date |
---|---|
GB2485087B (en) | 2012-06-13 |
GB2485087A (en) | 2012-05-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB2485087B (en) | Power electronic package having two substrates with multiple semiconductor chips and electronic components | |
TWI341021B (en) | Electronic substrate, semiconductor device, and electronic device | |
EP2023384A4 (en) | Electronic component, semiconductor package and electronic device | |
TWI369768B (en) | Flip chip packages with spacers separating heat sinks and substrates | |
EP2045839A4 (en) | Adhesive for electronic components, method for manufacturing semiconductor chip laminate, and semiconductor device | |
EP2196514A4 (en) | Adhesive composition, electronic component-mounted substrate using the adhesive composition, and semiconductor device | |
EP2179444A4 (en) | Semiconductor package including through-hole electrode and light-transmitting substrate | |
TWI366330B (en) | Chip scale power converter package having an inductor substrate and its method | |
TW200631141A (en) | Package structure with chip embedded in substrate | |
HK1119482A1 (en) | Integrated circuit package and its manufacturing process | |
EP2054933A4 (en) | Substrate and process for semiconductor flip chip package | |
EP1851799A4 (en) | Integrated circuit chip package and method | |
EP2021848A4 (en) | Optically-enabled integrated circuit package | |
EP2109138A4 (en) | Heat dissipating substrate and electronic device using the same | |
TWI318792B (en) | Circuit board structure having embedded semiconductor chip and fabrication method thereof | |
TWI341570B (en) | Laminated ic packaging substrate and connector structure | |
SG118322A1 (en) | Chip scale package with open substrate | |
EP2037497A4 (en) | Semiconductor package, its manufacturing method, semiconductor device, and electronic device | |
TWI320588B (en) | Semiconductor device having conductive bumps and fabrication methodthereof | |
EP2020023A4 (en) | Method for forming c4 connections on integrated circuit chips and the resulting devices | |
TWI339883B (en) | Substrate structure for semiconductor package and manufacturing method thereof | |
EP2061079A4 (en) | Semiconductor package and semiconductor package assembly | |
SG122956A1 (en) | Semiconductor package system with substrate heat sink | |
EP2034519A4 (en) | Resin-sealed semiconductor device and electronic device using such semiconductor device | |
GB2444978B (en) | Power electronic package having two substrates with multiple semiconductor chips and electronic components |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20170830 |