GB1446643A - Computer display terminals - Google Patents
Computer display terminalsInfo
- Publication number
- GB1446643A GB1446643A GB4276773A GB4276773A GB1446643A GB 1446643 A GB1446643 A GB 1446643A GB 4276773 A GB4276773 A GB 4276773A GB 4276773 A GB4276773 A GB 4276773A GB 1446643 A GB1446643 A GB 1446643A
- Authority
- GB
- United Kingdom
- Prior art keywords
- data
- bus
- address
- destination
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G1/00—Control arrangements or circuits, of interest only in connection with cathode-ray tube indicators; General aspects or details, e.g. selection emphasis on particular characters, dashed line or dotted line generation; Preprocessing of data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/153—Digital output to display device ; Cooperation and interconnection of the display device with other functional units using cathode-ray tubes
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Remote Sensing (AREA)
- Computer Hardware Design (AREA)
- Human Computer Interaction (AREA)
- General Engineering & Computer Science (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
1446643 Display terminal COMPUTEK Inc 11 Sept 1973 42767/73 Heading G4A A display terminal includes a processor 18 (Fig. 2) receiving instructions from for example a keyboard for processing of data, the processed data being displayed on for example a CRT display, a common data bus being used for the instruction and display data in a time multiplexed manner (the single bus being shown as two separate buses 12, 14 in Fig. 2). An input/ output unit is provided as an interface between the terminal and peripheral devices such as a printer and tape cassette. As described, command signals are applied to source bus 12 from a keyboard or peripheral and processor bus operator 30 accepts data from the source bus, modifies it in accordance with instructions from micro-instruction decoder 36 and returns the processed data to the destination bus 14 for display. In each cycle there is a source and destination phase for the data bus, in the source phase a control signal SA indicating that the 5-bit address on the address bus represents the device which is to read data on to the bus and a control signal SR indicating that the processor is reading the data on the bus into a register and in the destination phase a control signal DA indicating that the 5-bit address represents a device which is to read data from the bus and a control signal DW generated by the processor indicating that the processed data is ready to be read. If, for example, a transfer instruction comprising 5 bits representing the destination address, 6 bits representing a modification and 5 bits representing the source address is extracted from firmware 74, a class of micro instruction decoder (64, Fig. 3, not shown) enables gating (68) to feed the source address bits to address bus drivers (66). When the source device places its output on the data bus, the bus register is loaded with data (possibly modified). In their destination phase address buffers (72) apply a destination address to drivers (66) and the selected device reads the data. If a literal load instruction is to be performed 5 bits represent the destination address, a particular bit is set to one (this being detected by the decoder (64)) and the remaining 10 bits represent data to be transmitted to the data bus. During the first phase no transmission occurs, the decoder enabling literal load gating (88) and destination gating during the destination phase. Skip logic increments the address for the firmware after each instruction. After a test instruction the address is incremented by 2 if the conditions are satisfied and by one otherwise to access a test wait instruction which is repeated until the test conditions are satisfied. Micro programmes may be provided to move a cursor on the cathode-ray tube display right, left, up or down and to insert or delete characters of the cursor position. Lines of displayed data may also be erased or rolled up or down and pages may be erased, with or without protected data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB4276773A GB1446643A (en) | 1973-09-11 | 1973-09-11 | Computer display terminals |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB4276773A GB1446643A (en) | 1973-09-11 | 1973-09-11 | Computer display terminals |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1446643A true GB1446643A (en) | 1976-08-18 |
Family
ID=10425889
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB4276773A Expired GB1446643A (en) | 1973-09-11 | 1973-09-11 | Computer display terminals |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB1446643A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2366642A1 (en) * | 1976-09-30 | 1978-04-28 | Int Standard Electric Corp | VIEWING TERMINAL |
FR2425108A1 (en) * | 1977-09-27 | 1979-11-30 | Motorola Inc | MOBILE DATA TERMINAL |
FR2653656A1 (en) * | 1989-11-02 | 1991-05-03 | Ela Medical Sa | LONG-TERM ELECTROCARDIOGRAM ANALYZER. |
-
1973
- 1973-09-11 GB GB4276773A patent/GB1446643A/en not_active Expired
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2366642A1 (en) * | 1976-09-30 | 1978-04-28 | Int Standard Electric Corp | VIEWING TERMINAL |
FR2425108A1 (en) * | 1977-09-27 | 1979-11-30 | Motorola Inc | MOBILE DATA TERMINAL |
FR2653656A1 (en) * | 1989-11-02 | 1991-05-03 | Ela Medical Sa | LONG-TERM ELECTROCARDIOGRAM ANALYZER. |
EP0426567A1 (en) * | 1989-11-02 | 1991-05-08 | Ela Medical | Device for analysing a long-time electrocardiogram |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR890015114A (en) | Graphic display device in graphic display system | |
GB1493818A (en) | Information processor input/output | |
GB1426748A (en) | Small micro-programme data processing system employing multi- syllable micro instructions | |
GB1247061A (en) | Improvements relating to electrical circuit testing systems | |
GB1108805A (en) | Improvements in or relating to electronic data processing systems | |
GB2250615A (en) | Direct memory access controller | |
GB1493817A (en) | Information processor with immediate and indirect addressing | |
GB1522325A (en) | Data processors | |
GB1423409A (en) | Input/output system for a microprogramme digital computer | |
US3760405A (en) | Character display system utilizing circulating memories | |
GB1062225A (en) | Channel apparatus for a data processing system | |
JPS5592953A (en) | Information processor | |
GB1354377A (en) | Digital processor having automatic conflict-resolving logic | |
KR950704744A (en) | METHOD AND APPARATUS FOR PROVIDING FAST MULTI-COLOR STORAGE IN A FRAME BUFFER | |
GB1446643A (en) | Computer display terminals | |
EP0274439A2 (en) | Display system for plural display areas on one screen | |
US4447889A (en) | Method for controlling display of output of a programmable device | |
US4873628A (en) | Command translating computer | |
ATE75872T1 (en) | HIGH RESOLUTION GRAPHIC VIDEO DISPLAY SYSTEM. | |
JPS5836782B2 (en) | Hiyoujiyoumemorino Jibunkatsuriyouhou | |
JPS645311B2 (en) | ||
GB1311203A (en) | Memory device | |
JPS5652445A (en) | Information processing system | |
GB1186521A (en) | Improvements in or relating to Data Processing Apparatus | |
KR860003531Y1 (en) | Hangul(korean character) code selector |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |