GB1444314A - Trace arrangem ent for simulation device - Google Patents
Trace arrangem ent for simulation deviceInfo
- Publication number
- GB1444314A GB1444314A GB407274A GB407274A GB1444314A GB 1444314 A GB1444314 A GB 1444314A GB 407274 A GB407274 A GB 407274A GB 407274 A GB407274 A GB 407274A GB 1444314 A GB1444314 A GB 1444314A
- Authority
- GB
- United Kingdom
- Prior art keywords
- computers
- data
- store
- instruction
- operational
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Controls And Circuits For Display Device (AREA)
Abstract
1444314 Data processing system INTERNATIONAL STANDARD ELECTRIC CORP 29 Jan 1974 [31 Jan 1973] 04072/74 Heading G4A A data processing system includes two operational computers 1A, 1B each with an associated data store 8A, 8B, and a simulation computer 6 arranged to simulate the activity of a group of peripheral devices and to cause operational (status) data to be written by a selected one of the operational computers into its store following completion of the execution of an instruction and to access the stored data and transfer it to a peripheral store 12 associated with the simulation computer where it is available for further processing. The arrangement simulates operation in a real system comprising computers 1A, 1B and a group of peripherals and traces the operation of computers 1A, 1B. The storage of status data may be initated following completion of the first instruction after receipt of the order, by the nth occurrence of a given instruction address, or following execution of a specified instruction. The arrangement includes a timing system including counters which are rendered inoperative when status data is being saved &c. so as to maintain track of the simulated real operation of computers 1A, 1B. The peripheral store 12 may be a magnetic tape device, the memories 8A, 8B may be magnetic cores, and a backing memory 9, e.g. a magnetic drum, is provided. The computers have associated manual input peripherals.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7303302A FR2216885A5 (en) | 1973-01-31 | 1973-01-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1444314A true GB1444314A (en) | 1976-07-28 |
Family
ID=9114096
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB407274A Expired GB1444314A (en) | 1973-01-31 | 1974-01-29 | Trace arrangem ent for simulation device |
Country Status (5)
Country | Link |
---|---|
BE (1) | BE810411R (en) |
DE (1) | DE2403952A1 (en) |
ES (1) | ES422719A1 (en) |
FR (1) | FR2216885A5 (en) |
GB (1) | GB1444314A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4369493A (en) | 1979-05-14 | 1983-01-18 | Metropolitan Life Insurance Company | Response time monitor |
-
1973
- 1973-01-31 FR FR7303302A patent/FR2216885A5/fr not_active Expired
-
1974
- 1974-01-28 DE DE2403952A patent/DE2403952A1/en not_active Withdrawn
- 1974-01-29 GB GB407274A patent/GB1444314A/en not_active Expired
- 1974-01-29 ES ES422719A patent/ES422719A1/en not_active Expired
- 1974-01-31 BE BE2053396A patent/BE810411R/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4369493A (en) | 1979-05-14 | 1983-01-18 | Metropolitan Life Insurance Company | Response time monitor |
Also Published As
Publication number | Publication date |
---|---|
ES422719A1 (en) | 1976-04-16 |
FR2216885A5 (en) | 1974-08-30 |
DE2403952A1 (en) | 1974-08-08 |
BE810411R (en) | 1974-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB919964A (en) | Improvements in memory systems for data processing devices | |
ES422491A1 (en) | Microprogrammable control memory diagnostic system | |
ES424731A1 (en) | Computer instruction control apparatus and method | |
GB798917A (en) | Cyclic memory system | |
FR2084903A5 (en) | ||
GB986103A (en) | Improvements in or relating to electronic digital computing machines | |
ES467294A1 (en) | Apparatus for reducing the instruction execution time in a computer employing indirect addressing of a data memory | |
GB1444314A (en) | Trace arrangem ent for simulation device | |
GB741950A (en) | Electronic digital computers | |
GB975315A (en) | Data storage systems | |
JPS54148346A (en) | Memory access system for multi-processor system | |
JPS5229131A (en) | Storage protection unit for counter-channel input & output device | |
JPS5230123A (en) | Time sharing using method of display memory | |
JPS57146353A (en) | Program executing state recording system in multiprocessor system | |
ES458285A1 (en) | Data processing system having portions of data addressing and instruction addressing information provided by a common source | |
JPS5491151A (en) | Internal memory control system on array processor | |
JPS5748149A (en) | Memory device | |
JPS5591048A (en) | Tracing system for program execution state | |
JPS5717060A (en) | Information processor | |
GB1105473A (en) | Control of peripheral devices of computer | |
GB1049095A (en) | Clock-pulse controlled electronic computer | |
JPS5888889A (en) | Electronic computer | |
GB974369A (en) | Data transfer system | |
JPS56124199A (en) | Data processing device | |
JPS5430742A (en) | Memory control system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
435 | Patent endorsed 'licences of right' on the date specified (sect. 35/1949) | ||
PCNP | Patent ceased through non-payment of renewal fee |