GB1377860A - Digital processing system - Google Patents
Digital processing systemInfo
- Publication number
- GB1377860A GB1377860A GB5946472A GB5946472A GB1377860A GB 1377860 A GB1377860 A GB 1377860A GB 5946472 A GB5946472 A GB 5946472A GB 5946472 A GB5946472 A GB 5946472A GB 1377860 A GB1377860 A GB 1377860A
- Authority
- GB
- United Kingdom
- Prior art keywords
- register
- adder
- rxb
- digit
- rxa
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
- G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
- G06F7/494—Adding; Subtracting
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/02—Digital computers in general; Data processing equipment in general manually operated with input through keyboard and computation using a built-in program, e.g. pocket calculators
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Computer Hardware Design (AREA)
- Complex Calculations (AREA)
Abstract
1377860 Data processing HITACHI Ltd 22 Dec 1972 [24 Dec 1971] 59464/72 Heading G4A The output of a binary coded decimal full adder AD (Fig. 1) including a correction circuit is connected, via cascade connected shift registers Rxa, Rxb, to a further shift register Ry, the output of which is connected to the full adder. As described an indicator IN receives an input from the least significant digit position of the registers Rxa, Rxb. Addition.-The outputs of shift registers Rxa, Ry are connected to a first binary full adder FA 1 (Fig. 3), binary carry being effected by a one bit delay circuit DL 2 . The output of the adder FA 1 is fed via a four bit delay circuit DL 1 controlling the correction circuit CC to a second full adder FA 2 receiving its second input from a correction generator CG, supplying a digit 6 when enabled by the correction circuit CC. Carry in the second adder is effected via a one bit delay DL 3 disabled when the most significant bit of a digit is being processed. The output of adder FA 2 is connected to the shift register Rxb. A sum from adder FA 1 of between 0 and 9 results in no decimal carry to the next digit from delay circuit DL 2 and no operation of the correction circuit CC. A sum of between 10 and 15 results in operation of the correction circuit CC to provide both a decimal carry to adder FA 1 and generation of the digit 6 to be added to the sum from adder FA 1 in adder FA 2 . A sum of between 16 and 19 results in a decimal carry being generated by adder FA 1 which operates correction circuit CC to generate the digit 6. In a modification (Fig. 4) for sums between 10 and 15 the decimal carry is derived from the delay circuit of the second full adder. Multiplication.-This is effected by repeated addition. The multiplicand, stored in register Ry, is added a number of times determined by the multiplier, stored in register Rxa, the result being stored in register Rxb and the multiplier decremented each time. The number in register Rxb is shifted one step right as each digit of the multiplier is processed. When the multiplier becomes zero the resulting product is shifted into register Rxa. Division.-This is effected by repeated subtraction. The dividend is stored after depression of the equals key in register Rxb and the divisor in register Ry. The contents of register Ry are then subtracted from the contents of register Rxb until the contents of the latter becomes zero, the number of times this is effected being stored in register Rxa.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP46104579A JPS5219746B2 (en) | 1971-12-24 | 1971-12-24 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1377860A true GB1377860A (en) | 1974-12-18 |
Family
ID=14384331
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB5946472A Expired GB1377860A (en) | 1971-12-24 | 1972-12-22 | Digital processing system |
Country Status (8)
Country | Link |
---|---|
US (1) | US3813623A (en) |
JP (1) | JPS5219746B2 (en) |
CA (1) | CA999084A (en) |
DE (1) | DE2262796A1 (en) |
FR (1) | FR2165625A5 (en) |
GB (1) | GB1377860A (en) |
IT (1) | IT972711B (en) |
NL (1) | NL7217471A (en) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4172288A (en) * | 1976-03-08 | 1979-10-23 | Motorola, Inc. | Binary or BCD adder with precorrected result |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2872107A (en) * | 1951-05-16 | 1959-02-03 | Monroe Calculating Machine | Electronic computer |
GB924396A (en) * | 1959-10-27 | 1963-04-24 | Gen Electric | Automatic data accumulator |
US3249745A (en) * | 1962-01-09 | 1966-05-03 | Monroe Int | Two-register calculator for performing multiplication and division using identical operational steps |
US3621219A (en) * | 1967-08-15 | 1971-11-16 | Hayakawa Denki Kogyo Kk | Arithmetic unit utilizing magnetic core matrix registers |
US3584206A (en) * | 1968-02-29 | 1971-06-08 | Gen Electric | Serial bcd adder/subtracter/complementer utilizing interlaced data |
US3571582A (en) * | 1968-02-29 | 1971-03-23 | Gen Electric | Serial bcd adder/subtracter utilizing interlaced data |
JPS5036542B1 (en) * | 1969-12-15 | 1975-11-26 |
-
1971
- 1971-12-24 JP JP46104579A patent/JPS5219746B2/ja not_active Expired
-
1972
- 1972-12-20 FR FR7245412A patent/FR2165625A5/fr not_active Expired
- 1972-12-21 NL NL7217471A patent/NL7217471A/xx unknown
- 1972-12-21 IT IT33346/72A patent/IT972711B/en active
- 1972-12-21 CA CA159,651A patent/CA999084A/en not_active Expired
- 1972-12-21 US US00317303A patent/US3813623A/en not_active Expired - Lifetime
- 1972-12-21 DE DE2262796A patent/DE2262796A1/en active Pending
- 1972-12-22 GB GB5946472A patent/GB1377860A/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
IT972711B (en) | 1974-05-31 |
CA999084A (en) | 1976-10-26 |
JPS5219746B2 (en) | 1977-05-30 |
FR2165625A5 (en) | 1973-08-03 |
DE2262796A1 (en) | 1973-07-12 |
NL7217471A (en) | 1973-06-26 |
JPS4871154A (en) | 1973-09-26 |
US3813623A (en) | 1974-05-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US3610906A (en) | Binary multiplication utilizing squaring techniques | |
GB1531919A (en) | Arithmetic units | |
GB1011245A (en) | Improvements in or relating to digital computers | |
GB815751A (en) | Improvements in electric calculators and accumulators therefor | |
GB1364215A (en) | Divider | |
GB1484149A (en) | Decimal parallel adder | |
US3535498A (en) | Matrix of binary add-subtract arithmetic units with bypass control | |
GB1390385A (en) | Variable length arithmetic unit | |
GB1533028A (en) | Arithmetic units | |
GB889269A (en) | Electronic computer | |
ES465443A1 (en) | High speed binary and binary coded decimal adder | |
GB1316322A (en) | Scaling and number base converting apparatus | |
GB913605A (en) | Improvements in or relating to electronic calculating apparatus | |
EP0499705A2 (en) | High performance divider with a sequence of convergence factors | |
GB1377860A (en) | Digital processing system | |
GB802705A (en) | Improvements in or relating to digital calculating apparatus | |
GB977430A (en) | Apparatus to generate an electrical binary representation of a number from a succession of electrical binary representations of decimal digits of the number | |
GB916795A (en) | Improvements in and relating to binary digital computer systems | |
GB1274155A (en) | Electronic system for use in calculators | |
US4047011A (en) | Modular apparatus for binary quotient, binary product, binary sum and binary difference generation | |
GB1087455A (en) | Computing system | |
GB976620A (en) | Improvements in or relating to multiplying arrangements for digital computing and like purposes | |
GB802656A (en) | Electronic digital computer | |
GB1293964A (en) | Improvements in and relating to digital data processing apparatus | |
GB1531470A (en) | Circuit arrangement for adding and subtracting |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed [section 19, patents act 1949] | ||
PCNP | Patent ceased through non-payment of renewal fee |