GB1373940A - Data transmission systems - Google Patents
Data transmission systemsInfo
- Publication number
- GB1373940A GB1373940A GB6065671A GB6065671A GB1373940A GB 1373940 A GB1373940 A GB 1373940A GB 6065671 A GB6065671 A GB 6065671A GB 6065671 A GB6065671 A GB 6065671A GB 1373940 A GB1373940 A GB 1373940A
- Authority
- GB
- United Kingdom
- Prior art keywords
- line
- signal
- signals
- enabled
- new
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N1/00—Scanning, transmission or reproduction of documents or the like, e.g. facsimile transmission; Details thereof
- H04N1/41—Bandwidth or redundancy reduction
- H04N1/411—Bandwidth or redundancy reduction for the transmission or storage or reproduction of two-tone pictures, e.g. black and white pictures
- H04N1/413—Systems or arrangements allowing the picture to be reproduced without loss or modification of picture-information
- H04N1/417—Systems or arrangements allowing the picture to be reproduced without loss or modification of picture-information using predictive or differential encoding
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Compression, Expansion, Code Conversion, And Decoders (AREA)
- Communication Control (AREA)
- Facsimile Image Signal Circuits (AREA)
Abstract
1373940 Facsimile communication bandwidth reduction; digital transmission coding RICOH KK 30 Dec 1971 [31 Dec 1970] 60656/71 Headings H4F and H4P In a system for transmitting signals representing successive data groups'containing equal numbers of bits, each data group is compared with the preceding one and if the similarity between them is less than a predetermined degree the new group is transmitted in its entirety, whereas if the similarity is greater than the predetermined degree signals representing the differences between the groups compared are transmitted. Preferably, if the groups are identical a first code signal is transmitted and if they are similar but not identical a second code signal is transmitted followed by address signals of the bits which are different. Signals produced by raster-scanning of a picture are binary coded and supplied on line 302 to a data compressor, Fig. 3. Upon completion of a scanning line a sync. signal is supplied to control circuit 300 to set the compressor to a MODE I condition in which AND- gate G1 is enabled and the bit pattern of the line just scanned is fed into shift register 303. The bit pattern of the previous line is already stored in register 304. The compressor is then set to a MODE 2 condition by control circuit 300, in which condition gates G2, G4 and G7 are enabled and a shift pulse causes the contents of the two shift registers to be circulated through lines 306 and 308. A comparator 309 compares the two signal trains and generates a "1" signal in response to non-identical bits, the output from the comparator being fed to a counter 310. When circulation is complete the compressor is switched to MODE 3 in which the count in counter 310 is decoded by discriminator 311. If the count is zero (identical bit patterns in registers 303, 304) a "1" appears on line 312. If the count lies between 1 and a predetermined number, such as 64 (similar but not identical bit patterns) a 1 is produced on line 313, and if the count is above 64 (dissimilar patterns) a 1 is produced on line 314. In response to signals on lines 312, 313 and 314 encoder 315 generates EQL, ANL and NEW signals, respectively, for storage in buffer memory 320. The compressor is now set to MODE 4 in which the contents of shift register 303 are shifted into register 304. In addition, if a "1" signal is present on line 313 gate G8 is enabled and counter 317 is supplied with clock pulses in synchronism with the shift pulses supplied to registers 303 and 304. Comparator 309 again compares the contents of the registers and generates a "1" signal for non- identical bits. These signals, which represent the addresses of bits which are to be changed, are passed to counter 317 which produces a corresponding output on line 318 for storage in buffer memory 320. When the contents of 303 and 304 have been completely shifted the compressor is switched to MODE 5. If, in MODE 4, a signal is present on line 314, instead of 313, AND gate G9 is enabled, instead of G8, and the new bit pattern from register 303 is passed directly to the buffer memory. If a signal is present on line 312 only the transfer of the contents of register 303 to 304 occurs in MODE 4. In MODE 5 the contents of buffer memory 320 are transferred through output line 321 to a transmission modem, and will consist of an EQL signal, or an ANL signal followed by the addresses of non-identical bits, or a NEW signal followed by the new bit pattern. In the receiver received signals are demodulated by a reception modem and supplied to an expander, Fig. 4. Shift register 409 contains the bit pattern of the last received line. Newly received signals are stored in buffer memory 402 and applied to decoder 404 which produces an output on line 405, 406, 407 depending on which of the signals EQL, ANL or NEW is present. In response to an EQL signal gates G10 and G14 are enabled and the contents of shift register 409 are shifted to output line 417 and are also recirculated through line 410. When a NEW signal is received gate G11 is enabled and the new bit pattern is stored in register 409, after which gates G10 and G14 are enabled to transfer to new pattern to the output line and to recirculate it. In response to an ANL signal the first address signal is supplied to comparator 412 and counter 413 is simultaneously actuated. At the same time the contents of register 409 are shifted. As long as the received address signal is not identical with the content of counter 413 a zero output is present on line 414, but this changes to a "1" when the signals are identical. While line 414 carries zero output gate G10 alone is enabled. When a "1" is produced gate G12 alone is enabled and the register output is inverted before being recirculated. Finally gates G10 and G14 are enabled to supply the newly-formed bit pattern to the output line and recirculate it. The code signals EQL, ANL and NEW and the address signals may consist of up to ten bits. The code signals for EQL and ANL may be the same, the former being followed by allzero address signals.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP45123406A JPS5015093B1 (en) | 1970-12-31 | 1970-12-31 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1373940A true GB1373940A (en) | 1974-11-13 |
Family
ID=14859754
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB6065671A Expired GB1373940A (en) | 1970-12-31 | 1971-12-30 | Data transmission systems |
Country Status (4)
Country | Link |
---|---|
JP (1) | JPS5015093B1 (en) |
DE (1) | DE2165766C3 (en) |
FR (1) | FR2120171B1 (en) |
GB (1) | GB1373940A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3016738A1 (en) * | 1980-04-30 | 1981-11-05 | Siemens AG, 1000 Berlin und 8000 München | METHOD FOR TRANSMITTING A BIT PATTERN FIELD INTO A STORAGE AND CIRCUIT ARRANGEMENT FOR EXECUTING THE METHOD |
US4323916A (en) | 1980-02-07 | 1982-04-06 | Rca Corporation | Data rate reduction for digital video signals by subsampling and adaptive reconstruction |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3833900A (en) * | 1972-08-18 | 1974-09-03 | Ibm | Image compaction system |
FR2450016A1 (en) * | 1979-02-23 | 1980-09-19 | Arnaud Jean | METHOD AND APPARATUS FOR COMPRESSING DATA, ESPECIALLY TELEVISION SIGNALS |
FR2516676B1 (en) * | 1981-11-17 | 1986-08-29 | Thomson Csf | LINE BY LINE ANALYZER OF A DOCUMENT, EQUIPPED WITH A DOCUMENT POSITION MONITORING DEVICE |
DE19540424C2 (en) * | 1995-10-30 | 2003-07-03 | Dinu Scheppelmann | Method of transferring a digital image |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3347981A (en) * | 1964-03-18 | 1967-10-17 | Polaroid Corp | Method for transmitting digital data in connection with document reproduction system |
US3571505A (en) * | 1968-08-02 | 1971-03-16 | Bell Telephone Labor Inc | Redundancy reduction system for video signals |
-
1970
- 1970-12-31 JP JP45123406A patent/JPS5015093B1/ja active Pending
-
1971
- 1971-12-30 GB GB6065671A patent/GB1373940A/en not_active Expired
- 1971-12-30 DE DE19712165766 patent/DE2165766C3/en not_active Expired
- 1971-12-31 FR FR7147744A patent/FR2120171B1/fr not_active Expired
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4323916A (en) | 1980-02-07 | 1982-04-06 | Rca Corporation | Data rate reduction for digital video signals by subsampling and adaptive reconstruction |
DE3016738A1 (en) * | 1980-04-30 | 1981-11-05 | Siemens AG, 1000 Berlin und 8000 München | METHOD FOR TRANSMITTING A BIT PATTERN FIELD INTO A STORAGE AND CIRCUIT ARRANGEMENT FOR EXECUTING THE METHOD |
Also Published As
Publication number | Publication date |
---|---|
DE2165766C3 (en) | 1974-05-09 |
DE2165766A1 (en) | 1972-08-03 |
FR2120171A1 (en) | 1972-08-11 |
FR2120171B1 (en) | 1976-12-03 |
DE2165766B2 (en) | 1973-10-18 |
JPS5015093B1 (en) | 1975-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4131915A (en) | Facsimile signal transmission system | |
US3571505A (en) | Redundancy reduction system for video signals | |
US3927251A (en) | Method and apparatus for the detection and control of errors in two-dimensionally compressed image data | |
US4805197A (en) | Method and apparatus for recovering clock information from a received digital signal and for synchronizing that signal | |
US3801737A (en) | Video signal compression and expansion system and devices therefor | |
US3309463A (en) | System for locating the end of a sync period by using the sync pulse center as a reference | |
US3950609A (en) | Facsimile system | |
GB1338653A (en) | Adaptive multiple speed facsimile system | |
US2972008A (en) | Coding methods and system | |
GB1352022A (en) | Facsimile system with data compression | |
EP0083247B1 (en) | Facsimile data converting system | |
GB1406163A (en) | Time division mutliplex transmission systems | |
US4090222A (en) | Facsimile signal reception system | |
DK165721B (en) | PROCEDURE AND FREQUENTLY ADJUSTMENT OF THE EQUIDISTENT DIGITAL NUMBERS IN A SOURCE SIGNAL TO THE FREQUENCY OF A DIGITAL TRANSFER RANGE | |
US3777066A (en) | Method and system for synchronizing the transmission of digital data while providing variable length filler code | |
GB1471419A (en) | Signal conversion system | |
GB1373940A (en) | Data transmission systems | |
US3956580A (en) | System for reducing the transmission time of similar portions of visible images | |
GB1352117A (en) | Data processing arrangements | |
US3499975A (en) | Repeated scan digitally coded facsimile transmission | |
WO1984004863A1 (en) | Manchester decoder | |
US4225888A (en) | High efficiency facsimile transmission system | |
GB2134346A (en) | Digital video signal transmission system | |
US3962535A (en) | Conditional replenishment video encoder with sample grouping and more efficient line synchronization | |
US4551720A (en) | Packet switching system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PCNP | Patent ceased through non-payment of renewal fee |