GB0913919D0 - Method of forming an electrical circuit using fullerene derivatives - Google Patents

Method of forming an electrical circuit using fullerene derivatives

Info

Publication number
GB0913919D0
GB0913919D0 GBGB0913919.7A GB0913919A GB0913919D0 GB 0913919 D0 GB0913919 D0 GB 0913919D0 GB 0913919 A GB0913919 A GB 0913919A GB 0913919 D0 GB0913919 D0 GB 0913919D0
Authority
GB
United Kingdom
Prior art keywords
forming
electrical circuit
fullerene derivatives
selected region
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
GBGB0913919.7A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
University of Birmingham
Original Assignee
University of Birmingham
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by University of Birmingham filed Critical University of Birmingham
Priority to GBGB0913919.7A priority Critical patent/GB0913919D0/en
Publication of GB0913919D0 publication Critical patent/GB0913919D0/en
Priority to PCT/GB2010/001409 priority patent/WO2011018601A1/en
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76823Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. transforming an insulating layer into a conductive layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76822Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc.
    • H01L21/76825Modification of the material of dielectric layers, e.g. grading, after-treatment to improve the stability of the layers, to increase their density etc. by exposing the layer to particle radiation, e.g. ion implantation, irradiation with UV light or electrons etc.
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4918Disposition being disposed on at least two different sides of the body, e.g. dual array
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/858Bonding techniques
    • H01L2224/85801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/858Bonding techniques
    • H01L2224/8585Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01012Magnesium [Mg]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01055Cesium [Cs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • H10K71/60Forming conductive regions or layers, e.g. electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K85/00Organic materials used in the body or electrodes of devices covered by this subclass
    • H10K85/20Carbon compounds, e.g. carbon nanotubes or fullerenes
    • H10K85/211Fullerenes, e.g. C60

Abstract

The present invention resides in a method of forming an electrical circuit, comprising forming on a substrate a non-conducting film having as its major constituent one or more fullerene derivatives, followed by exposing a selected region of said film to actinic radiation whereby to cause said selected region to become conductive. At least one electrical contact is provided (at any stage of the process) in physical contact with said selected region. The invention also reides in an electrical circuit producible by the above method.
GBGB0913919.7A 2009-08-10 2009-08-10 Method of forming an electrical circuit using fullerene derivatives Ceased GB0913919D0 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
GBGB0913919.7A GB0913919D0 (en) 2009-08-10 2009-08-10 Method of forming an electrical circuit using fullerene derivatives
PCT/GB2010/001409 WO2011018601A1 (en) 2009-08-10 2010-07-26 Method of forming an electrical circuit using fullerene derivatives

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GBGB0913919.7A GB0913919D0 (en) 2009-08-10 2009-08-10 Method of forming an electrical circuit using fullerene derivatives

Publications (1)

Publication Number Publication Date
GB0913919D0 true GB0913919D0 (en) 2009-09-16

Family

ID=41129887

Family Applications (1)

Application Number Title Priority Date Filing Date
GBGB0913919.7A Ceased GB0913919D0 (en) 2009-08-10 2009-08-10 Method of forming an electrical circuit using fullerene derivatives

Country Status (2)

Country Link
GB (1) GB0913919D0 (en)
WO (1) WO2011018601A1 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101426589A (en) * 2004-05-07 2009-05-06 艾考斯公司 By selective chemical modification carbon nanotube coating is formed pattern
GB0420700D0 (en) 2004-09-17 2004-10-20 Univ Birmingham Novel resist material
GB0420702D0 (en) 2004-09-17 2004-10-20 Univ Birmingham Use of methanofullerene derivatives as resist materials and method for forming a resist layer
KR101102133B1 (en) * 2004-10-27 2012-01-02 삼성전자주식회사 Method for fabricating a Thin Film Transistor and a Display Device comprising the Thin Film Transistor prepared thereby
WO2006084088A1 (en) * 2005-01-31 2006-08-10 University Of Connecticut Conjugated polymer fiber, preparation and use thereof
TWI279008B (en) * 2005-12-26 2007-04-11 Ind Tech Res Inst Thin film transistor, device electrode thereof and method of forming the same

Also Published As

Publication number Publication date
WO2011018601A1 (en) 2011-02-17

Similar Documents

Publication Publication Date Title
ATE557576T1 (en) CIRCUIT BOARD WITH ELECTRONIC COMPONENT
BR112012031670A2 (en) method of fabrication of conductive structures
WO2010038179A3 (en) An oled device and an electronic circuit
MY170084A (en) Electroluminescent devices and their manufacture
EA201391660A1 (en) GLASS SHEET WITH ELEMENT FOR ELECTRIC CONNECTION
TW200701264A (en) Inductor
TW200605354A (en) Devices with different electrical gate dielectric thicknesses but with substantially similar physical configurations
WO2012094436A3 (en) Electronic components on paper-based substrates
BRPI0822649B8 (en) APPLIANCE, METHOD FOR ESTABLISHING A CONDUCTIVE STANDARD ON A FLAT INSULATING SUBSTRATE, THE FLAT INSULATING SUBSTRATE AND THE SAME CHIPSET
WO2008139934A1 (en) Multilayer board and method for manufacturing the same
WO2010132715A3 (en) Low cost high efficiency transparent organic electrodes for organic optoelectronic devices
WO2010121666A3 (en) Electronic structure
TW200714142A (en) Method of continuous producing flexible printed circuit board
WO2012093827A3 (en) Touch panel and method for manufacturing the same
WO2015009434A3 (en) Interchangeable switching module and electrical switching apparatus including the same
ATE433552T1 (en) SURFACE LIGHTING DEVICE
WO2009043670A3 (en) Electronic circuit composed of sub-circuits and method for producing the same
TW201612461A (en) Heat dispersion structure and manufacturing method thereof
TW201614369A (en) Pattern forming method, method for manufacturing electronic device, resist composition, and resist film
WO2010040161A3 (en) Switching apparatus for electrical contact testing
BR112016006975A2 (en) conductive pattern backing printed on transparent nanowire conductors with a
TW200736838A (en) Substrate, method for producing the same, and patterning process using the same
WO2014049080A3 (en) Optoelectronic component apparatus, method for producing an optoelectronic component apparatus and method for operating an optoelectronic component apparatus
GB201120981D0 (en) Electronic device
WO2010032975A3 (en) Method for producing an electrically conductive pattern, and an electrically conductive pattern produced thereby

Legal Events

Date Code Title Description
AT Applications terminated before publication under section 16(1)