FR56664E - Procédé de formation d'éléments redresseurs - Google Patents

Procédé de formation d'éléments redresseurs

Info

Publication number
FR56664E
FR56664E FR56664DA FR56664E FR 56664 E FR56664 E FR 56664E FR 56664D A FR56664D A FR 56664DA FR 56664 E FR56664 E FR 56664E
Authority
FR
France
Prior art keywords
straightening elements
forming
forming straightening
elements
straightening
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
Other languages
English (en)
Inventor
Edward Olsta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Standard Electric Corp
Original Assignee
International Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Standard Electric Corp filed Critical International Standard Electric Corp
Application granted granted Critical
Publication of FR56664E publication Critical patent/FR56664E/fr
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/06Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising selenium or tellurium in uncombined form other than as impurities in semiconductor bodies of other materials
    • H01L21/14Treatment of the complete device, e.g. by electroforming to form a barrier
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03GCONTROL OF AMPLIFICATION
    • H03G7/00Volume compression or expansion in amplifiers
    • H03G7/02Volume compression or expansion in amplifiers having discharge tubes
    • H03G7/04Volume compression or expansion in amplifiers having discharge tubes incorporating negative feedback

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Rectifiers (AREA)
  • Ac-Ac Conversion (AREA)
FR56664D 1945-01-27 1947-06-19 Procédé de formation d'éléments redresseurs Expired FR56664E (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US604500XA 1945-01-27 1945-01-27

Publications (1)

Publication Number Publication Date
FR56664E true FR56664E (fr) 1952-10-02

Family

ID=22029553

Family Applications (2)

Application Number Title Priority Date Filing Date
FR928324D Expired FR928324A (fr) 1945-01-27 1946-01-24 Procédés de formation d'éléments redresseurs
FR56664D Expired FR56664E (fr) 1945-01-27 1947-06-19 Procédé de formation d'éléments redresseurs

Family Applications Before (1)

Application Number Title Priority Date Filing Date
FR928324D Expired FR928324A (fr) 1945-01-27 1946-01-24 Procédés de formation d'éléments redresseurs

Country Status (3)

Country Link
BE (2) BE463050A (fr)
FR (2) FR928324A (fr)
GB (1) GB604500A (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4874711A (en) * 1987-05-26 1989-10-17 Georgia Tech Research Corporation Method for altering characteristics of active semiconductor devices

Also Published As

Publication number Publication date
BE476635A (fr)
GB604500A (en) 1948-07-05
BE463050A (fr)
FR928324A (fr) 1947-11-25

Similar Documents

Publication Publication Date Title
FR933098A (fr) Procédé d'affinage des métaux
FR56664E (fr) Procédé de formation d'éléments redresseurs
FR61013E (fr) Procédé de construction pour l'établissement de surfaces de roulage
CH259758A (fr) Procédé de construction d'une charpente.
CH266905A (fr) Procédé pour la production de diazotypes.
FR907800A (fr) Procédé de construction des murs
FR998463A (fr) Procédé de construction pour l'établissement de surfaces de roulage
CH268668A (fr) Procédé de fabrication d'éléments redresseurs.
FR903138A (fr) Procédé de formation de terrils
FR910590A (fr) Procédé de construction
CH269653A (fr) Procédé de préparation d'un nouvel aminoéther araliphatique.
FR925999A (fr) Procédé de préparation d'amidines
FR911678A (fr) Procédé de construction
FR938886A (fr) Procédé d'usinage des métaux
FR920322A (fr) Procédé et appareillage pour la fabrication de fermetures à glissière
FR994367A (fr) Procédé de durcissement d'aciers doux
FR971296A (fr) Procédé de formation d'un miroir métallique
FR915014A (fr) Nouveau procédé d'élaboration d'acier
FR919103A (fr) Procédé et machine pour la fabrication d'ampoules
FR912965A (fr) Procédé d'obtention de diazotypes
FR56381E (fr) Procédé de construction pour l'établissement de surfaces de roulage
FR925854A (fr) Procédé de fabrication d'éléments de construction
FR996075A (fr) Procédé d'établissement de maquettes, appareillage et maquettes résultant de l'application de ce procédé
FR918120A (fr) Procédé de réglage des dépôts de manganèse
FR925981A (fr) Procédé de fabrication d'alliages