FR3101983B1 - Détermination d'un bit indicateur - Google Patents

Détermination d'un bit indicateur Download PDF

Info

Publication number
FR3101983B1
FR3101983B1 FR1911347A FR1911347A FR3101983B1 FR 3101983 B1 FR3101983 B1 FR 3101983B1 FR 1911347 A FR1911347 A FR 1911347A FR 1911347 A FR1911347 A FR 1911347A FR 3101983 B1 FR3101983 B1 FR 3101983B1
Authority
FR
France
Prior art keywords
determining
indicator bit
processing
data item
binary data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1911347A
Other languages
English (en)
Other versions
FR3101983A1 (fr
Inventor
Rene Peyrard
Fabrice Romain
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Rousset SAS
STMicroelectronics Grenoble 2 SAS
Original Assignee
STMicroelectronics Rousset SAS
STMicroelectronics Grenoble 2 SAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics Rousset SAS, STMicroelectronics Grenoble 2 SAS filed Critical STMicroelectronics Rousset SAS
Priority to FR1911347A priority Critical patent/FR3101983B1/fr
Priority to US17/039,108 priority patent/US11714604B2/en
Priority to CN202011080609.6A priority patent/CN112653448A/zh
Publication of FR3101983A1 publication Critical patent/FR3101983A1/fr
Application granted granted Critical
Publication of FR3101983B1 publication Critical patent/FR3101983B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/40Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using contact-making devices, e.g. electromagnetic relay
    • G06F7/405Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using contact-making devices, e.g. electromagnetic relay binary
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/002Countermeasures against attacks on cryptographic mechanisms
    • H04L9/003Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/12Details relating to cryptographic hardware or logic circuitry

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Mathematical Analysis (AREA)
  • Electromagnetism (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Executing Machine-Instructions (AREA)
  • Storage Device Security (AREA)

Abstract

Détermination d'un bit indicateur La présente description concerne un procédé de détermination d'un bit indicateur de retenue (Flag_C) d'une première donnée binaire (D) comportant une étape de traitement de ladite donnée binaire (D) masquée (D_M) par une opération de masquage, et ne comportant aucune étape de traitement de ladite première donnée (D). Figure pour l'abrégé : Fig. 3
FR1911347A 2019-10-11 2019-10-11 Détermination d'un bit indicateur Active FR3101983B1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR1911347A FR3101983B1 (fr) 2019-10-11 2019-10-11 Détermination d'un bit indicateur
US17/039,108 US11714604B2 (en) 2019-10-11 2020-09-30 Device and method for binary flag determination
CN202011080609.6A CN112653448A (zh) 2019-10-11 2020-10-10 用于二进制标志确定的设备和方法

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1911347 2019-10-11
FR1911347A FR3101983B1 (fr) 2019-10-11 2019-10-11 Détermination d'un bit indicateur

Publications (2)

Publication Number Publication Date
FR3101983A1 FR3101983A1 (fr) 2021-04-16
FR3101983B1 true FR3101983B1 (fr) 2021-11-12

Family

ID=69743318

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1911347A Active FR3101983B1 (fr) 2019-10-11 2019-10-11 Détermination d'un bit indicateur

Country Status (3)

Country Link
US (1) US11714604B2 (fr)
CN (1) CN112653448A (fr)
FR (1) FR3101983B1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3101980B1 (fr) 2019-10-11 2021-12-10 St Microelectronics Grenoble 2 Processeur
FR3101982B1 (fr) 2019-10-11 2024-03-08 St Microelectronics Grenoble 2 Détermination d'un bit indicateur

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2820914A1 (fr) * 2001-02-15 2002-08-16 Bull Cp8 Procede de securisation d'un ensemble electronique mettant en oeuvre en algorithme cryptographique utilisant des operations booleennes et des operations arithmetiques, et systeme embarque correspondant
US20040254966A1 (en) 2003-05-16 2004-12-16 Daewoo Educational Foundation Bit manipulation operation circuit and method in programmable processor
US7370180B2 (en) 2004-03-08 2008-05-06 Arm Limited Bit field extraction with sign or zero extend
US8050402B2 (en) 2004-12-01 2011-11-01 Telecom Italia S.P.A. Method and related device for hardware-oriented conversion between arithmetic and boolean random masking
JP4783104B2 (ja) 2005-09-29 2011-09-28 株式会社東芝 暗号化/復号装置
US20100281092A1 (en) * 2006-08-09 2010-11-04 Thomas Kuenemund Standard cell for arithmetic logic unit and chip card controller
US7921148B2 (en) * 2006-08-09 2011-04-05 Infineon Technologies Ag Standard cell for arithmetic logic unit and chip card controller
KR101566408B1 (ko) * 2009-03-13 2015-11-05 삼성전자주식회사 불 마스크와 산술 마스크의 변환 회로 및 변환 방법
US8392494B2 (en) * 2009-06-26 2013-03-05 Intel Corporation Method and apparatus for performing efficient side-channel attack resistant reduction using montgomery or barrett reduction
JP5594427B2 (ja) 2011-03-18 2014-09-24 富士通株式会社 秘匿データ処理方法、プログラム及び装置
WO2013095630A1 (fr) 2011-12-23 2013-06-27 Intel Corporation Appareil et procédé d'arrière-plan d'instruction d'extrait amélioré
US9542154B2 (en) * 2013-06-25 2017-01-10 Intel Corporation Fused multiply add operations using bit masks
EP2884387B1 (fr) * 2013-12-13 2016-09-14 Thomson Licensing Ajout modulaire efficace résistant aux attaques par canaux auxiliaires
US9898623B2 (en) 2014-03-31 2018-02-20 Stmicroelectronics S.R.L. Method for performing an encryption with look-up tables, and corresponding encryption apparatus and computer program product
EP3424175B1 (fr) 2016-03-03 2024-02-21 Cryptography Research, Inc. Conversion d'une valeur masquée booléenne en une valeur masquée arithmétiquement pour des opérations cryptographiques
EP3503460A1 (fr) * 2017-12-22 2019-06-26 Secure-IC SAS Système et procédé d'addition arithmétique de données avec masque booléen
EP3557813A1 (fr) 2018-04-17 2019-10-23 Gemalto Sa Procédé protégé contre les attaques par canaux auxiliaires effectuant une opération arithmétique d'un algorithme cryptographique mélangeant des opérations booléennes et arithmétiques
DE102018113475A1 (de) 2018-06-06 2019-12-12 Infineon Technologies Ag Rechenwerk zum rechnen mit maskierten daten
US11507699B2 (en) 2019-09-27 2022-11-22 Intel Corporation Processor with private pipeline
FR3101981B1 (fr) 2019-10-11 2021-11-12 St Microelectronics Grenoble 2 Extraction et insertion de mots binaires
FR3101982B1 (fr) 2019-10-11 2024-03-08 St Microelectronics Grenoble 2 Détermination d'un bit indicateur
FR3101980B1 (fr) 2019-10-11 2021-12-10 St Microelectronics Grenoble 2 Processeur

Also Published As

Publication number Publication date
FR3101983A1 (fr) 2021-04-16
US20210109708A1 (en) 2021-04-15
CN112653448A (zh) 2021-04-13
US11714604B2 (en) 2023-08-01

Similar Documents

Publication Publication Date Title
FR3101983B1 (fr) Détermination d'un bit indicateur
CN110442579B (zh) 一种状态树数据存储方法、同步方法及设备和存储介质
EP4283443A3 (fr) Reconnaissance gestuelle à base d'un radar robuste par un équipement utilisateur
CN107577697B (zh) 一种数据处理方法、装置及设备
EP3247069A1 (fr) Procédé, dispositif, système et support de stockage pour mettre en uvre une synchronisation dans le temps dans un réseau de transport optique
US20190034228A1 (en) Method and apparatus for task scheduling
RU2008119809A (ru) Способ и система вычисления указателя для масштабируемого программируемого кольцевого буфера
FR3101982B1 (fr) Détermination d'un bit indicateur
MX2020013272A (es) Metodo de codificacion de datos tridimensionales, metodo de decodificacion de datos tridimensionales, dispositivo codificador de datos tridimensionales y dispositivo decodificador de datos tridimensionales.
GB2579512A (en) Cognitive data filtering for storage environments
FR3101981B1 (fr) Extraction et insertion de mots binaires
US20170309298A1 (en) Digital fingerprint indexing
CN108304460B (zh) 一种改进数据库的定位方法及***
FR3063857B1 (fr) Procede de signature electronique d'un document avec une cle secrete predeterminee
CN112287071A (zh) 一种文本关系提取方法、装置及电子设备
CN106648839B (zh) 数据处理的方法和装置
CN111767320A (zh) 数据血缘关系确定方法及装置
FR3101980B1 (fr) Processeur
FR3063920B1 (fr) Tuyauterie specifique pour moteur d'aeronef et procede de fabrication associe
WO2017008677A1 (fr) Procédé et dispositif de détection de données
CN108573043B (zh) 业务过程死锁与缺乏同步错误的挖掘方法
FR3100066B1 (fr) Detection d'une operation de leurrage d'un recepteur de signaux satellitaires
CN108846083B (zh) 频繁模式挖掘方法及装置
FR3079638B1 (fr) Procede de mise en oeuvre d'une fonction cryptographique pour une cle secrete
CN106156000A (zh) 基于求交算法的搜索方法及搜索***

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20210416

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5