FR3081155B1 - Procede de fabrication d'un composant electronique a multiples ilots quantiques - Google Patents

Procede de fabrication d'un composant electronique a multiples ilots quantiques Download PDF

Info

Publication number
FR3081155B1
FR3081155B1 FR1854109A FR1854109A FR3081155B1 FR 3081155 B1 FR3081155 B1 FR 3081155B1 FR 1854109 A FR1854109 A FR 1854109A FR 1854109 A FR1854109 A FR 1854109A FR 3081155 B1 FR3081155 B1 FR 3081155B1
Authority
FR
France
Prior art keywords
main control
control gates
electronic component
multiple quantum
groove
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
FR1854109A
Other languages
English (en)
Other versions
FR3081155A1 (fr
Inventor
Louis Hutin
Sylvain Barraud
Benoit Bertrand
Maud Vinet
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA filed Critical Commissariat a lEnergie Atomique CEA
Priority to FR1854109A priority Critical patent/FR3081155B1/fr
Priority to US16/413,652 priority patent/US11088259B2/en
Publication of FR3081155A1 publication Critical patent/FR3081155A1/fr
Application granted granted Critical
Publication of FR3081155B1 publication Critical patent/FR3081155B1/fr
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66439Unipolar field-effect transistors with a one- or zero-dimensional channel, e.g. quantum wire FET, in-plane gate transistor [IPG], single electron transistor [SET], striped channel transistor, Coulomb blockade transistor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0657Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
    • H01L29/0665Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body the shape of the body defining a nanostructure
    • H01L29/0669Nanowires or nanotubes
    • H01L29/0673Nanowires or nanotubes oriented parallel to a substrate
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B82NANOTECHNOLOGY
    • B82YSPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
    • B82Y10/00Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/31051Planarisation of the insulating layers
    • H01L21/31053Planarisation of the insulating layers involving a dielectric removal step
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/401Multistep manufacturing processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66977Quantum effect devices, e.g. using quantum reflection, diffraction or interference effects, i.e. Bragg- or Aharonov-Bohm effects
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66984Devices using spin polarized carriers

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Nanotechnology (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Materials Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Recrystallisation Techniques (AREA)
  • Element Separation (AREA)

Abstract

L’invention concerne un procédé de fabrication d’un composant électronique (1) à multiples îlots quantiques, comprenant les étapes de : -fourniture d’un substrat (100) surmonté d’un nanofil (111) en matériau semi-conducteur non intentionnellement dopé, surmonté par au moins deux grilles de commande principales (112) de façon à former des qubits respectifs sous ces grilles de commande principales, lesdites deux grilles de commande principales étant séparées par une gorge (114), le sommet et les faces latérales des deux grilles de commande principales et le fond de la gorge étant recouverts par une couche de diélectrique (106) ; -dépôt d’un matériau conducteur : -dans ladite gorge (122) ; et -sur le sommet des deux grilles de commande principales ; -planarisation jusqu’à ladite couche de diélectrique au sommet des deux grilles de commande principales (112), de façon à obtenir un élément en matériau conducteur (122) auto-aligné entre lesdites grilles de commande principales. Figure à publier avec l’abrégé : Fig. 37
FR1854109A 2018-05-17 2018-05-17 Procede de fabrication d'un composant electronique a multiples ilots quantiques Active FR3081155B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR1854109A FR3081155B1 (fr) 2018-05-17 2018-05-17 Procede de fabrication d'un composant electronique a multiples ilots quantiques
US16/413,652 US11088259B2 (en) 2018-05-17 2019-05-16 Method of manufacturing an electronic component including multiple quantum dots

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR1854109 2018-05-17
FR1854109A FR3081155B1 (fr) 2018-05-17 2018-05-17 Procede de fabrication d'un composant electronique a multiples ilots quantiques

Publications (2)

Publication Number Publication Date
FR3081155A1 FR3081155A1 (fr) 2019-11-22
FR3081155B1 true FR3081155B1 (fr) 2021-10-22

Family

ID=63834090

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1854109A Active FR3081155B1 (fr) 2018-05-17 2018-05-17 Procede de fabrication d'un composant electronique a multiples ilots quantiques

Country Status (2)

Country Link
US (1) US11088259B2 (fr)
FR (1) FR3081155B1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR3081155B1 (fr) * 2018-05-17 2021-10-22 Commissariat Energie Atomique Procede de fabrication d'un composant electronique a multiples ilots quantiques
US11417765B2 (en) * 2018-06-25 2022-08-16 Intel Corporation Quantum dot devices with fine-pitched gates
WO2020037373A1 (fr) * 2018-08-23 2020-02-27 The University Of Melbourne Réseaux d'ordinateurs quantiques
US11107966B2 (en) * 2019-11-11 2021-08-31 International Business Machines Corporation Two-sided Majorana fermion quantum computing devices fabricated with ion implant methods
US11107965B2 (en) * 2019-11-11 2021-08-31 International Business Machines Corporation Majorana fermion quantum computing devices fabricated with ion implant methods
FR3119044B1 (fr) * 2021-01-18 2024-04-05 Commissariat Energie Atomique Procédé de fabrication de grilles d’échange auto-alignées et dispositif semi-conducteur associé
FR3120740A1 (fr) * 2021-03-15 2022-09-16 Commissariat A L'energie Atomique Et Aux Energies Alternatives Dispositif à deux niveaux de grilles de commande électrostatique superposés

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012060505A1 (fr) 2010-11-05 2012-05-10 충북대학교산학협력단 Dispositif à points quantiques multiples et procédé de production du dispositif
US9842921B2 (en) * 2013-03-14 2017-12-12 Wisconsin Alumni Research Foundation Direct tunnel barrier control gates in a two-dimensional electronic system
AU2014234949B2 (en) 2013-03-20 2017-08-17 Newsouth Innovations Pty Limited Quantum computing with acceptor-based qubits
US9886668B2 (en) 2014-06-06 2018-02-06 Newsouth Innovations Pty Limited Advanced processing apparatus
EP3082073B1 (fr) * 2015-04-12 2019-01-16 Hitachi Ltd. Traitement d'informations quantiques
EP3469636B1 (fr) 2016-06-08 2024-02-07 SOCPRA - Sciences et Génie s.e.c. Circuit électronique pour la commande ou le couplage de charges ou de spins simples et procédés associés
WO2017213637A1 (fr) * 2016-06-08 2017-12-14 Intel Corporation Dispositifs à points quantiques pourvus de grilles à motifs
FR3081155B1 (fr) * 2018-05-17 2021-10-22 Commissariat Energie Atomique Procede de fabrication d'un composant electronique a multiples ilots quantiques

Also Published As

Publication number Publication date
US20190371908A1 (en) 2019-12-05
US11088259B2 (en) 2021-08-10
FR3081155A1 (fr) 2019-11-22

Similar Documents

Publication Publication Date Title
FR3081155B1 (fr) Procede de fabrication d'un composant electronique a multiples ilots quantiques
US9741964B2 (en) Frameless display device with concealed drive circuit board and manufacturing method thereof
DE1298630C2 (de) Integrierte schaltungsanordnung
DE102014116438B4 (de) Organische Leuchtdiodenanzeigevorrichtung und Verfahren zu ihrer Herstellung
DE102017120566B4 (de) Dichtungs-mehrfachschicht für gutes abdichtungsergebnis
DE112016000901B4 (de) Verfahren zur Herstellung von optoelektronischen Halbleiterbauteilen
DE102008024704A1 (de) Optoelektronisches Bauteil und Verfahren zur Herstellung eines optoelektronischen Bauteils
CN208045503U (zh) Oled显示面板
ATE406676T1 (de) Optoelektronische vorrichtung mit einem laser mit integriertem modulator und herstellungsverfahren dafür
WO2016180734A1 (fr) Procédé de métallisation de surfaces enveloppantes de composants optiques en vue d'une utilisation dans des corps semi-conducteurs optoélectroniques et corps semi-conducteur optoélectronique à montage en surface
FR3081154B1 (fr) Procede de fabrication d'un composant electronique a multiples ilots quantiques
WO2012034764A1 (fr) Composant semiconducteur optoélectronique avec revêtement galvanique et procédé de fabrication d'un composant semiconducteur optoélectronique
DE102016211222B3 (de) Transistor mit mehreren Substratgates
DE10219905A1 (de) Optoelektronisches Bauelement und Verfahren zur Herstellung
FR3004006B1 (fr) Dispositif electroluminescent a nanofils actifs et nanofils de contact et procede de fabrication
FR3079909B1 (fr) Dispositif electroluminescent a resolution et fiabilite ameliorees
DE102012105772A1 (de) Halbleiter-Leuchtdiodenvorrichtungs-Verpackung
FR2935067B1 (fr) Procede de fabrication d'une structure semi-conductrice plan de masse enterre
DE102004022004B4 (de) Schichtanordnung für eine organische lichtemittierende Diode
FR3051973B1 (fr) Procede de formation de transistors pdsoi et fdsoi sur un meme substrat
FR3051963B1 (fr) Photocathode a nanofils et methode de fabrication d'une telle photocathode
DE102006026225B4 (de) Licht emittierende Vorrichtung
FR3089213B1 (fr) Procédé de fabrication d’un composant électronique à multiples îlots quantiques
US20170110516A1 (en) Production of transistor arrays
FR3082999B1 (fr) Structure mim et procede de realisation d'une telle structure

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 2

PLSC Publication of the preliminary search report

Effective date: 20191122

PLFP Fee payment

Year of fee payment: 3

PLFP Fee payment

Year of fee payment: 4

PLFP Fee payment

Year of fee payment: 5

PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7