FR2787610B1 - Carte a circuit integre capable d'empecher une puce de semiconducteur montee sur celle-ci de se fracturer - Google Patents

Carte a circuit integre capable d'empecher une puce de semiconducteur montee sur celle-ci de se fracturer

Info

Publication number
FR2787610B1
FR2787610B1 FR9915762A FR9915762A FR2787610B1 FR 2787610 B1 FR2787610 B1 FR 2787610B1 FR 9915762 A FR9915762 A FR 9915762A FR 9915762 A FR9915762 A FR 9915762A FR 2787610 B1 FR2787610 B1 FR 2787610B1
Authority
FR
France
Prior art keywords
fracturing
preventing
circuit board
integrated circuit
semiconductor chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR9915762A
Other languages
English (en)
Other versions
FR2787610A1 (fr
Inventor
Naruhiko Inayoshi
Masahiro Sugiura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Corp
Original Assignee
Denso Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Corp filed Critical Denso Corp
Publication of FR2787610A1 publication Critical patent/FR2787610A1/fr
Application granted granted Critical
Publication of FR2787610B1 publication Critical patent/FR2787610B1/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/0772Physical layout of the record carrier
    • G06K19/07728Physical layout of the record carrier the record carrier comprising means for protection against impact or bending, e.g. protective shells or stress-absorbing layers around the integrated circuit
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745Mounting details of integrated circuit chips
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Credit Cards Or The Like (AREA)
FR9915762A 1998-12-17 1999-12-14 Carte a circuit integre capable d'empecher une puce de semiconducteur montee sur celle-ci de se fracturer Expired - Fee Related FR2787610B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP35856898A JP2000182016A (ja) 1998-12-17 1998-12-17 Icカード

Publications (2)

Publication Number Publication Date
FR2787610A1 FR2787610A1 (fr) 2000-06-23
FR2787610B1 true FR2787610B1 (fr) 2003-05-23

Family

ID=18459988

Family Applications (1)

Application Number Title Priority Date Filing Date
FR9915762A Expired - Fee Related FR2787610B1 (fr) 1998-12-17 1999-12-14 Carte a circuit integre capable d'empecher une puce de semiconducteur montee sur celle-ci de se fracturer

Country Status (3)

Country Link
JP (1) JP2000182016A (fr)
DE (1) DE19960836A1 (fr)
FR (1) FR2787610B1 (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10111028A1 (de) * 2001-03-07 2002-09-19 Infineon Technologies Ag Chipkartenmodul
JP2005101356A (ja) 2003-09-25 2005-04-14 Toshiba Corp 無線カード
US7414263B2 (en) * 2004-03-16 2008-08-19 Lg Chem, Ltd. Highly efficient organic light-emitting device using substrate or electrode having nanosized half-spherical convex and method for preparing the same
US8756680B2 (en) 2011-08-02 2014-06-17 Corning Incorporated Biometric-enabled smart card
CN107666775B (zh) * 2017-10-09 2020-07-31 台山市精诚达电路有限公司 多层软板的制作方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63149191A (ja) * 1986-12-15 1988-06-21 日立マクセル株式会社 Icカ−ド
US5581445A (en) * 1994-02-14 1996-12-03 Us3, Inc. Plastic integrated circuit card with reinforcement structure for protecting integrated circuit module
CN1054573C (zh) * 1994-09-22 2000-07-19 罗姆股份有限公司 非接触型ic卡及其制造方法

Also Published As

Publication number Publication date
FR2787610A1 (fr) 2000-06-23
JP2000182016A (ja) 2000-06-30
DE19960836A1 (de) 2000-06-21

Similar Documents

Publication Publication Date Title
DE69943120D1 (de) Integrierte Halbleiterschaltung
DE69927658D1 (de) Integrierte Halbleiterschaltung
DE69824972D1 (de) Integrierter halbleiterschaltkreis
EE200000602A (et) Integraallülitusega varustatud paberist valmistatud põhimik
DE69828234D1 (de) Integrierte Halbleiterschaltungsanordnung
DE69830962D1 (de) Integrierte Halbleiterschaltungsanordnung
DE69827863D1 (de) Integriertes Halbleiterschaltkreisbauelement
DE69830772D1 (de) Integrierte Halbleiterschaltungsanordnung
GB2335792B (en) Opto-electronic integrated circuit
SG68683A1 (en) Semiconductor integrated circuit device
NO20006133L (no) Elektronisk halvlederkomponent
DE69837135D1 (de) Integrierte Halbleiterschaltungsanordnung
DE60025067D1 (de) Cmos Halbleiter integrierte Schaltung
DE69930586D1 (de) Integrierte Halbleiterspeicherschaltung
TW540827U (en) Semiconductor integrated circuit device
HK1041102A1 (zh) 集成電路片、集成電路、印刷電路版及電子儀器
DE69830878D1 (de) Integrierte Halbleiterschaltungsanordnung
SG74654A1 (en) Socket circuit board and sub-circuit board for semiconductor integrated circuit device
DE69939684D1 (de) Mit esd-schutz ausgestatteter integrierter schaltkreis
DE69838660D1 (de) Integrierte Halbleiterschaltungsanordnung
DE69918338D1 (de) Mikroelektronischer chip
DE59914917D1 (de) Chipkarte mit integrierter Schaltung
EP1020868A4 (fr) Dispositif circuit integre a semi-conducteur
DE69830561D1 (de) Integrierte Halbleiterschaltung
FR2787610B1 (fr) Carte a circuit integre capable d'empecher une puce de semiconducteur montee sur celle-ci de se fracturer

Legal Events

Date Code Title Description
ST Notification of lapse

Effective date: 20100831