FR2447577B1 - Dispositif de traitement de donnees comportant une pluralite de sous-processeurs. - Google Patents

Dispositif de traitement de donnees comportant une pluralite de sous-processeurs.

Info

Publication number
FR2447577B1
FR2447577B1 FR8001507A FR8001507A FR2447577B1 FR 2447577 B1 FR2447577 B1 FR 2447577B1 FR 8001507 A FR8001507 A FR 8001507A FR 8001507 A FR8001507 A FR 8001507A FR 2447577 B1 FR2447577 B1 FR 2447577B1
Authority
FR
France
Prior art keywords
processors
sub
data processing
processing device
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR8001507A
Other languages
English (en)
Other versions
FR2447577A1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Publication of FR2447577A1 publication Critical patent/FR2447577A1/fr
Application granted granted Critical
Publication of FR2447577B1 publication Critical patent/FR2447577B1/fr
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/4401—Bootstrapping
    • G06F9/4405—Initialisation of multiprocessor systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Hardware Redundancy (AREA)
  • Multi Processors (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
FR8001507A 1979-01-25 1980-01-24 Dispositif de traitement de donnees comportant une pluralite de sous-processeurs. Expired FR2447577B1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP54007973A JPS594050B2 (ja) 1979-01-25 1979-01-25 情報処理システム

Publications (2)

Publication Number Publication Date
FR2447577A1 FR2447577A1 (fr) 1980-08-22
FR2447577B1 true FR2447577B1 (fr) 1986-09-26

Family

ID=11680395

Family Applications (1)

Application Number Title Priority Date Filing Date
FR8001507A Expired FR2447577B1 (fr) 1979-01-25 1980-01-24 Dispositif de traitement de donnees comportant une pluralite de sous-processeurs.

Country Status (2)

Country Link
JP (1) JPS594050B2 (fr)
FR (1) FR2447577B1 (fr)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57139861A (en) * 1981-02-25 1982-08-30 Nissan Motor Co Ltd Multicomputer system
JPS582047U (ja) * 1981-06-25 1983-01-07 日本電気株式会社 障害検出機能を有する情報処理装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1434186A (en) * 1972-04-26 1976-05-05 Gen Electric Co Ltd Multiprocessor computer systems
US3812468A (en) * 1972-05-12 1974-05-21 Burroughs Corp Multiprocessing system having means for dynamic redesignation of unit functions
US3806887A (en) * 1973-01-02 1974-04-23 Fte Automatic Electric Labor I Access circuit for central processors of digital communication system
US4038648A (en) * 1974-06-03 1977-07-26 Chesley Gilman D Self-configurable circuit structure for achieving wafer scale integration

Also Published As

Publication number Publication date
JPS5599662A (en) 1980-07-29
FR2447577A1 (fr) 1980-08-22
JPS594050B2 (ja) 1984-01-27

Similar Documents

Publication Publication Date Title
FR2349889A1 (fr) Systeme de traitement de donnees
FR2426937B1 (fr) Systeme de traitement de donnees
FR2332572A1 (fr) Systeme de traitement des donnees
FR2449311B1 (fr) Systeme de traitement de donnees
BE855475A (fr) Pupitre et systeme de traitement de donnees
BE855477A (fr) Systeme de traitement de donnees
FR2456971B1 (fr) Systeme de traitement de donnees
FR2312072A1 (fr) Systeme de traitement de donnees
FR2449310B1 (fr) Systeme de traitement de donnees a micro-programme
BE823436A (fr) Systeme de traitement de donnees
BE860282A (fr) Selecteur de priorite pour systeme de traitement de donnees
FR2349888A1 (fr) Dispositif d'extension de la capacite de la memoire d'un systeme de traitement de donnees
FR2329017A1 (fr) Systeme de traitement de donnees microprogramme
FR2297457A1 (fr) Systeme de traitement de donnees a resolution de priorite des peripheriques
BE806696A (fr) Horloge d'appareil de traitement de donnees
FR2412889B1 (fr) Systeme de traitement de donnees
FR2456974B1 (fr) Systeme de traitement de donnees
FR2456975B1 (fr) Systeme de traitement de donnees
BE864167A (fr) Systemes de traitement de donnees
FR2336733A1 (fr) Appareil de traitement de donnees
FR2511216B1 (fr) Dispositif de traitement de donnees
BE831871A (fr) Systeme de pistage de donnees de traitement
FR2343379A1 (fr) Equipement de traitement des donnees
FR2349880A1 (fr) Systeme de traitement de donnees
FR2447577B1 (fr) Dispositif de traitement de donnees comportant une pluralite de sous-processeurs.