FR2432736A1 - Systeme de transmission par bus a trois etats - Google Patents

Systeme de transmission par bus a trois etats

Info

Publication number
FR2432736A1
FR2432736A1 FR7919605A FR7919605A FR2432736A1 FR 2432736 A1 FR2432736 A1 FR 2432736A1 FR 7919605 A FR7919605 A FR 7919605A FR 7919605 A FR7919605 A FR 7919605A FR 2432736 A1 FR2432736 A1 FR 2432736A1
Authority
FR
France
Prior art keywords
data
bus
correction circuit
error detection
instruction buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7919605A
Other languages
English (en)
Other versions
FR2432736B1 (fr
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull HN Information Systems Italia SpA
Bull HN Information Systems Inc
Original Assignee
Honeywell Information Systems Italia SpA
Honeywell Information Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Information Systems Italia SpA, Honeywell Information Systems Inc filed Critical Honeywell Information Systems Italia SpA
Publication of FR2432736A1 publication Critical patent/FR2432736A1/fr
Application granted granted Critical
Publication of FR2432736B1 publication Critical patent/FR2432736B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Detection And Correction Of Errors (AREA)
  • Hardware Redundancy (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)

Abstract

Dispositif de transmission par bus à trois états pour transmettre un groupe de données précises d'une mémoire de commande à un tampon d'instruction d'une unité centrale de traitement de données. Le dispositif comprend un premier bus de données relié à la mémoire de commande qui comprend plusieurs lignes pour transmettre un groupe de données au tampon d'instruction et à un circuit de détection et de correction d erreur et pour transmettre les données corrigées, en cas d'erreurs, du circuit de détection et de correction d'erreur au tampon d'instruction. Un second bus de données du dispositif est relié à la mémoire, au circuit de détection et de correction d'erreur et au premier bus de données pour recevoir des données de mémoire par le premier bus, les envoyer au circuit de détection et de correction d'erreur et pour transmettre au premier bus des données corrigées à envoyer au tampon d'instruction. Application à l'exécution de micro-instructions.
FR7919605A 1978-08-04 1979-07-30 Systeme de transmission par bus a trois etats Granted FR2432736A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/930,966 US4225959A (en) 1978-08-04 1978-08-04 Tri-state bussing system

Publications (2)

Publication Number Publication Date
FR2432736A1 true FR2432736A1 (fr) 1980-02-29
FR2432736B1 FR2432736B1 (fr) 1983-07-29

Family

ID=25460029

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7919605A Granted FR2432736A1 (fr) 1978-08-04 1979-07-30 Systeme de transmission par bus a trois etats

Country Status (6)

Country Link
US (1) US4225959A (fr)
JP (1) JPS5525194A (fr)
AU (1) AU520932B2 (fr)
CA (1) CA1149068A (fr)
DE (1) DE2915113A1 (fr)
FR (1) FR2432736A1 (fr)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4336611A (en) * 1979-12-03 1982-06-22 Honeywell Information Systems Inc. Error correction apparatus and method
FR2528613B1 (fr) * 1982-06-09 1991-09-20 Hitachi Ltd Memoire a semi-conducteurs
US4663728A (en) * 1984-06-20 1987-05-05 Weatherford James R Read/modify/write circuit for computer memory operation
US4962474A (en) * 1987-11-17 1990-10-09 International Business Machines Corporation LSSD edge detection logic for asynchronous data interface
US5373514A (en) * 1990-09-20 1994-12-13 Synopsys, Inc. Three-state bus structure and method for generating test vectors while avoiding contention and/or floating outputs on the three-state bus
JPH04162300A (ja) * 1990-10-26 1992-06-05 Nec Corp 半導体メモリ
JP2020198044A (ja) * 2019-06-05 2020-12-10 富士通株式会社 並列処理装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3573728A (en) * 1969-01-09 1971-04-06 Ibm Memory with error correction for partial store operation
FR2209471A5 (fr) * 1972-11-15 1974-06-28 Honeywell Inf Systems

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3693153A (en) * 1971-07-09 1972-09-19 Bell Telephone Labor Inc Parity check apparatus and method for minicomputers
US4037091A (en) * 1976-04-05 1977-07-19 Bell Telephone Laboratories, Incorporated Error correction circuit utilizing multiple parity bits
US4058851A (en) * 1976-10-18 1977-11-15 Sperry Rand Corporation Conditional bypass of error correction for dual memory access time selection

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3573728A (en) * 1969-01-09 1971-04-06 Ibm Memory with error correction for partial store operation
FR2209471A5 (fr) * 1972-11-15 1974-06-28 Honeywell Inf Systems

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
EXBK/78 *

Also Published As

Publication number Publication date
CA1149068A (fr) 1983-06-28
FR2432736B1 (fr) 1983-07-29
US4225959A (en) 1980-09-30
AU4911779A (en) 1980-02-07
JPS6235144B2 (fr) 1987-07-30
DE2915113C2 (fr) 1989-01-05
DE2915113A1 (de) 1980-02-14
AU520932B2 (en) 1982-03-04
JPS5525194A (en) 1980-02-22

Similar Documents

Publication Publication Date Title
US5019966A (en) Dual processors using busy signal for controlling transfer for predetermined length data when receiving processor is processing previously received data
KR880010365A (ko) 디지탈 데이타 프로세서용 버스 인터페이스 회로
SE8206640D0 (sv) Multibehandlande brytanordning
DE3854516D1 (de) Eingabe/Ausgabe Schnittstelle eines fehlertoleranten Computersystems.
SE7702143L (sv) Anordning for prioritering av datasignaler
FR2432736A1 (fr) Systeme de transmission par bus a trois etats
US5671400A (en) Programmable bus interface unit data path
US4621323A (en) Message transmission circuitry
US4713793A (en) Circuit for CCIS data transfer between a CPU and a plurality of terminal equipment controllers
JPS5647147A (en) Data transmission system
AU6672681A (en) Data transmission
JPS581235A (ja) 通信バスデ−タ転送方式
SU1372355A1 (ru) Буферный повторитель
KR920000701Y1 (ko) 자기고장 진단기능을 구비한 인터페이스장치
SU570049A1 (ru) Устройство дл обмена процессоров
JPS5797250A (en) Data transmission system for automatic retransmission request system
KR950020207A (ko) 다중 프로세서의 통신장치
JPS60256865A (ja) コンピユ−タ
TH10339B (th) วิธีการประมวลผลเฟิร์มแวร์แบบชิปเดี่ยวสำหรับสัญญาณจากนาฬิกาและข้อมูลของตัวเชื่อมโยงของแป้นพิมพ์ที่จะทำงานแบบซิงโคนัสที่โนเวลล์ หรือสถานีทำงาน หรือระบบที่ไม่ใช่ข่ายงานและฮาร์ดแวร์ที่เกี่ยวข้อง
JPS5794865A (en) Transfer control system of common data for data process system
JPS57152045A (en) Computer system
SE9500525L (sv) Anordning för seriell dataöverföring
KR890004516A (ko) 통신예약 기능을 부가한 프로세서간 통신방법 및 예약장치
JPS62174864A (ja) マルチプロセツサシステム
JPS57187730A (en) Direct memory access system

Legal Events

Date Code Title Description
ST Notification of lapse