FR2428871A1 - Extension de l'espace d'adressage direct dans un systeme d'ordinateur - Google Patents

Extension de l'espace d'adressage direct dans un systeme d'ordinateur

Info

Publication number
FR2428871A1
FR2428871A1 FR7817898A FR7817898A FR2428871A1 FR 2428871 A1 FR2428871 A1 FR 2428871A1 FR 7817898 A FR7817898 A FR 7817898A FR 7817898 A FR7817898 A FR 7817898A FR 2428871 A1 FR2428871 A1 FR 2428871A1
Authority
FR
France
Prior art keywords
words
direct
computer system
extending
addressing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7817898A
Other languages
English (en)
Other versions
FR2428871B1 (fr
Inventor
Edmond Lemaire
Jacques Lebreton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Data Systems BV
Original Assignee
Philips Data Systems BV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Data Systems BV filed Critical Philips Data Systems BV
Priority to FR7817898A priority Critical patent/FR2428871A1/fr
Priority to JP7515979A priority patent/JPS551697A/ja
Publication of FR2428871A1 publication Critical patent/FR2428871A1/fr
Priority to US06/534,266 priority patent/US4500962A/en
Application granted granted Critical
Publication of FR2428871B1 publication Critical patent/FR2428871B1/fr
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

Système d'ordinateur utilisant des mots de N bits ou des caractères de N/2 bits dans lequel l'espace d'adressage direct est limité à 2**N-1 mots ou 2**N caractères par l'architecture du système. L'extension de cet adressage direct à 2**N mots est obtenue par une combinaison de moyens de gestion de mémoire et d'instructions supplémentaires qui permet l'adressage du code et des données de type mot et caractère dans un espace d'adressage direct de 2**N-1 mots et l'adressage des données supplémentaires de type mot dans un espace d'adressage direct supplémentaire de 2**N**-1 mots. Application : informatique.
FR7817898A 1978-06-15 1978-06-15 Extension de l'espace d'adressage direct dans un systeme d'ordinateur Granted FR2428871A1 (fr)

Priority Applications (3)

Application Number Priority Date Filing Date Title
FR7817898A FR2428871A1 (fr) 1978-06-15 1978-06-15 Extension de l'espace d'adressage direct dans un systeme d'ordinateur
JP7515979A JPS551697A (en) 1978-06-15 1979-06-14 Computer
US06/534,266 US4500962A (en) 1978-06-15 1983-09-22 Computer system having an extended directly addressable memory space

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7817898A FR2428871A1 (fr) 1978-06-15 1978-06-15 Extension de l'espace d'adressage direct dans un systeme d'ordinateur

Publications (2)

Publication Number Publication Date
FR2428871A1 true FR2428871A1 (fr) 1980-01-11
FR2428871B1 FR2428871B1 (fr) 1984-11-23

Family

ID=9209555

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7817898A Granted FR2428871A1 (fr) 1978-06-15 1978-06-15 Extension de l'espace d'adressage direct dans un systeme d'ordinateur

Country Status (3)

Country Link
US (1) US4500962A (fr)
JP (1) JPS551697A (fr)
FR (1) FR2428871A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0134968A2 (fr) * 1983-08-12 1985-03-27 International Business Machines Corporation Système d'accès à la mémoire dans un ordinateur adapté à recevoir une mémoire additionnelle
EP0640912A1 (fr) * 1993-08-31 1995-03-01 Sun Microsystems, Inc. Schéma d'adressage de mémoire pour augmenter le nombre de positions de mémoire dans un calculateur pour l'emmagasinage de nombres à précision double
US5771368A (en) * 1990-10-29 1998-06-23 Sun Microsystems, Inc. Memory addressing scheme for increasing the number of memory locations available in a computer for storing higher precision numbers

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3176950D1 (en) * 1981-08-12 1989-01-12 Ibm Extended addressing apparatus and method for direct storage access devices
JPS59114656A (ja) * 1982-12-20 1984-07-02 Sharp Corp 容量の拡張性を有するデ−タ記憶の方法
DE3479356D1 (en) * 1983-12-23 1989-09-14 Hitachi Ltd A data processor with control of the significant bit lenghts of general purpose registers
US5255384A (en) * 1985-02-22 1993-10-19 Intergraph Corporation Memory address translation system having modifiable and non-modifiable translation mechanisms
US4860192A (en) * 1985-02-22 1989-08-22 Intergraph Corporation Quadword boundary cache system
US4899275A (en) * 1985-02-22 1990-02-06 Intergraph Corporation Cache-MMU system
US4933835A (en) * 1985-02-22 1990-06-12 Intergraph Corporation Apparatus for maintaining consistency of a cache memory with a primary memory
US4884197A (en) * 1985-02-22 1989-11-28 Intergraph Corporation Method and apparatus for addressing a cache memory
IT1183808B (it) * 1985-04-30 1987-10-22 Olivetti & Co Spa Circuito elettronico per collegare un microprocessore ad una memoria ad elevata capacita
WO1988002148A1 (fr) * 1986-09-15 1988-03-24 Motorola, Inc. Procede et appareil de translation transparente utilise dans une unite de gestion de memoire
US5091846A (en) * 1986-10-03 1992-02-25 Intergraph Corporation Cache providing caching/non-caching write-through and copyback modes for virtual addresses and including bus snooping to maintain coherency
US4914577A (en) * 1987-07-16 1990-04-03 Icon International, Inc. Dynamic memory management system and method
US4839796A (en) * 1987-07-16 1989-06-13 Icon International, Inc. Static frame digital memory
US5218684A (en) * 1987-09-04 1993-06-08 Digital Equipment Corporation Memory configuration system
US5201039A (en) * 1987-09-30 1993-04-06 Mitsubishi Denki Kabushiki Kaisha Multiple address-space data processor with addressable register and context switching
JP2507756B2 (ja) * 1987-10-05 1996-06-19 株式会社日立製作所 情報処理装置
JPH02121042A (ja) * 1988-10-31 1990-05-08 Toshiba Corp メモリシステム
JPH0752405B2 (ja) * 1988-12-14 1995-06-05 日本電気株式会社 シングルチップマイクロコンピュータ
US5280599A (en) * 1989-01-09 1994-01-18 Kabushiki Kaisha Toshiba Computer system with memory expansion function and expansion memory setting method
US5233699A (en) * 1989-03-17 1993-08-03 Vitelic Corporation Expanded cache memory system
US5317706A (en) * 1989-11-15 1994-05-31 Ncr Corporation Memory expansion method and apparatus in a virtual memory system
JP2000507019A (ja) * 1996-12-13 2000-06-06 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ 直列式に動作する２台のプログラムドロジックコントローラを有する冗長データ処理システム

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1809848A1 (de) * 1967-11-22 1969-08-28 Data Pathing Inc System und Verfahren der Datenverarbeitung

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3500466A (en) * 1967-09-11 1970-03-10 Honeywell Inc Communication multiplexing apparatus

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1809848A1 (de) * 1967-11-22 1969-08-28 Data Pathing Inc System und Verfahren der Datenverarbeitung

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
EXBK/76 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0134968A2 (fr) * 1983-08-12 1985-03-27 International Business Machines Corporation Système d'accès à la mémoire dans un ordinateur adapté à recevoir une mémoire additionnelle
EP0134968A3 (en) * 1983-08-12 1988-01-13 International Business Machines Corporation Memory access system in a computer accommodating an add-on memory
US5771368A (en) * 1990-10-29 1998-06-23 Sun Microsystems, Inc. Memory addressing scheme for increasing the number of memory locations available in a computer for storing higher precision numbers
EP0640912A1 (fr) * 1993-08-31 1995-03-01 Sun Microsystems, Inc. Schéma d'adressage de mémoire pour augmenter le nombre de positions de mémoire dans un calculateur pour l'emmagasinage de nombres à précision double

Also Published As

Publication number Publication date
US4500962A (en) 1985-02-19
FR2428871B1 (fr) 1984-11-23
JPS551697A (en) 1980-01-08

Similar Documents

Publication Publication Date Title
FR2428871A1 (fr) Extension de l'espace d'adressage direct dans un systeme d'ordinateur
FR2389967A1 (fr)
EP0372841A3 (fr) Dispositif et méthode de positionnement de mémoire morte dans un espace mémoire d'ordinateur
KR920001323A (ko) 브랜치를 제거하여 컴퓨터 성능을 개선하는 프로세서 동작방법
FR2367318A1 (fr) Dispositif de compression de bits de donnees
CA2105806A1 (fr) Dispositif pour introduire des interruptions dans un processeur pipeline
WO1988007242A3 (fr) Modificateur de calcul arithmetique se fondant sur des operations dependantes de donnees
GB1429702A (en) Associative memory
JPH0315221B2 (fr)
KR950006603A (ko) 고정도수를 저장하는 컴퓨터내에서 이용가능한 메모리 주소위치의 수를 증가시키기 위한 메모리 주소지정방법
SU1267406A1 (ru) Устройство дл сложени чисел
JPS61110240A (ja) 最適化コンパイラ
SU813442A1 (ru) Устройство дл вычислени функций
RU2022337C1 (ru) Преобразователь параллельного знакоразрядного кода в дополнительный двоичный код
ES2038928B1 (es) Sistema de tratamiento de acceso en procesador de informacion.
EP0367683A3 (fr) Appareil pour décodage de code d'instruction
Subramanian et al. A note on an extension of matrix grammars generating two-dimensional languages
Bentley Programming pearls: The back of the envelope
SU1394239A1 (ru) Логическое запоминающее устройство
SU1522198A1 (ru) Устройство дл извлечени квадратного корн
SU415675A1 (ru) Блок логических операций для цифровых интегрирующих машин
GB1167336A (en) Improvements in or relating to Data Processing Devices
SU1008752A1 (ru) Устройство дл поиска информации
SU972598A1 (ru) Запоминающее устройство с автономным контролем
Ha C language for finite element programming

Legal Events

Date Code Title Description
TP Transmission of property
ST Notification of lapse