FR2400807A2 - Binary transition coder and corresponding decoder - has transition generator for set signal threshold, and clock signal controls bistable sampling and buffer circuit - Google Patents
Binary transition coder and corresponding decoder - has transition generator for set signal threshold, and clock signal controls bistable sampling and buffer circuitInfo
- Publication number
- FR2400807A2 FR2400807A2 FR7725387A FR7725387A FR2400807A2 FR 2400807 A2 FR2400807 A2 FR 2400807A2 FR 7725387 A FR7725387 A FR 7725387A FR 7725387 A FR7725387 A FR 7725387A FR 2400807 A2 FR2400807 A2 FR 2400807A2
- Authority
- FR
- France
- Prior art keywords
- transition
- buffer circuit
- sampling
- bistable
- clock signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
Landscapes
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Abstract
The data coding is based on the level transitions occurring between binary signal states. The coding consists of generating a transition when the incoming data signal reaches a given threshold level. Such transitions are inhibited if the signal tends to cause a transition during the preceding time interval defined by 1/F, this being defined by a clock source working at a frequency, F. The clock signal has a form factor of 1/2, is modulated by the transitions and controls a bi-stable sampling and buffer circuit. The coded output is derived from an Exclusive OR circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7725387A FR2400807A2 (en) | 1976-08-04 | 1977-08-19 | Binary transition coder and corresponding decoder - has transition generator for set signal threshold, and clock signal controls bistable sampling and buffer circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7623809A FR2361024A1 (en) | 1976-08-04 | 1976-08-04 | CODING PROCESS BY TRANSITIONS OF BINARY INFORMATION AND CORRESPONDING CODING AND DECODING DEVICES |
FR7725387A FR2400807A2 (en) | 1976-08-04 | 1977-08-19 | Binary transition coder and corresponding decoder - has transition generator for set signal threshold, and clock signal controls bistable sampling and buffer circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2400807A2 true FR2400807A2 (en) | 1979-03-16 |
FR2400807B2 FR2400807B2 (en) | 1982-07-09 |
Family
ID=26219582
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7725387A Granted FR2400807A2 (en) | 1976-08-04 | 1977-08-19 | Binary transition coder and corresponding decoder - has transition generator for set signal threshold, and clock signal controls bistable sampling and buffer circuit |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2400807A2 (en) |
-
1977
- 1977-08-19 FR FR7725387A patent/FR2400807A2/en active Granted
Also Published As
Publication number | Publication date |
---|---|
FR2400807B2 (en) | 1982-07-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1504449A (en) | Tion | |
US4267595A (en) | AMI Decoder apparatus | |
MY113537A (en) | Method and apparatus for decoding noisy, intermittent data, such as manchester encoded data or the like | |
FI883954A0 (en) | OVERFLOWING OVER / ELLER ANODNING FOER DEMODULERING AV EN BIPHASE SIGNAL. | |
GB1499580A (en) | Digital device for detecting the presence of an nrz message | |
ES425145A1 (en) | Method for converting a binary coded data signal into a P-FSK coded signal | |
ID27940A (en) | BINARY CIRCUITS AND WITH RACKED MAPPING TO A 2/3 (1, K) VALUED-LINE-LIMITED CODE sequence SEQUENCE WITH A MAXIMUM TRANSITION DENSITY LIMITER | |
FR2400807A2 (en) | Binary transition coder and corresponding decoder - has transition generator for set signal threshold, and clock signal controls bistable sampling and buffer circuit | |
IT1206376B (en) | Binary transition coder and corresponding decoder - has transition generator for set signal threshold, and clock signal controls bistable sampling and buffer circuit | |
IE45541L (en) | Transition coding method for binary data | |
GB1507041A (en) | Circuit arrangements for decoding data signals | |
GB1312550A (en) | System for the transmission of information at very low signal- to-noise ratios | |
US3890467A (en) | Digital voice switch for use with delta modulation | |
GB1512086A (en) | Pcm transmission system | |
GB996285A (en) | Speech transmission systems | |
US4201884A (en) | Digital data transmission system | |
ES475088A1 (en) | Decoder for binary coded data | |
GB1470547A (en) | System for transition-coding binary information | |
JPS5614756A (en) | Coding system | |
JPS57150221A (en) | On and off detecting circuit of switch | |
SU711695A1 (en) | Communication system with adaprive delta-modulation | |
SU594583A1 (en) | Expanding delta-decoder | |
JPS57133783A (en) | Slice level setting system | |
JPS54130111A (en) | Coding system | |
JPS52152106A (en) | Zero insersion bit reduction |