FR2373192A1 - Coding and decoding system for A=D conversion - operates with initial bit sequence divided into blocks handled separately - Google Patents
Coding and decoding system for A=D conversion - operates with initial bit sequence divided into blocks handled separatelyInfo
- Publication number
- FR2373192A1 FR2373192A1 FR7636531A FR7636531A FR2373192A1 FR 2373192 A1 FR2373192 A1 FR 2373192A1 FR 7636531 A FR7636531 A FR 7636531A FR 7636531 A FR7636531 A FR 7636531A FR 2373192 A1 FR2373192 A1 FR 2373192A1
- Authority
- FR
- France
- Prior art keywords
- bit sequence
- coding
- bit
- block
- decoding system
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L1/00—Arrangements for detecting or preventing errors in the information received
- H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
- H04L25/40—Transmitting circuits; Receiving circuits
- H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
- H04L25/4906—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using binary codes
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Physics & Mathematics (AREA)
- Spectroscopy & Molecular Physics (AREA)
- Error Detection And Correction (AREA)
Abstract
The coding-decoding system is used for a data bit sequence provided by a source and transmitted to a reception unit in analogue form. The data bit sequence is divided into single bit blocks, a number of parity bits associated with each block. Each block is converted into an analogue value, which can then be reconverted back into a bit block. The parity bits associated with each block are provided by repetition of the preceding data bits, such that each bit is contained within a number of successive blocks, but with a different weighting. These successive blocks are stored in a memory providing access to the values assigned to each bit, for error correction.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7636531A FR2373192A1 (en) | 1976-12-03 | 1976-12-03 | Coding and decoding system for A=D conversion - operates with initial bit sequence divided into blocks handled separately |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR7636531A FR2373192A1 (en) | 1976-12-03 | 1976-12-03 | Coding and decoding system for A=D conversion - operates with initial bit sequence divided into blocks handled separately |
Publications (2)
Publication Number | Publication Date |
---|---|
FR2373192A1 true FR2373192A1 (en) | 1978-06-30 |
FR2373192B3 FR2373192B3 (en) | 1980-09-19 |
Family
ID=9180644
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR7636531A Granted FR2373192A1 (en) | 1976-12-03 | 1976-12-03 | Coding and decoding system for A=D conversion - operates with initial bit sequence divided into blocks handled separately |
Country Status (1)
Country | Link |
---|---|
FR (1) | FR2373192A1 (en) |
-
1976
- 1976-12-03 FR FR7636531A patent/FR2373192A1/en active Granted
Also Published As
Publication number | Publication date |
---|---|
FR2373192B3 (en) | 1980-09-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0150082A3 (en) | Method of transmitting information, encoding device for use in the method, and decoding device for use in the method | |
GB1440106A (en) | Data handling apparatus | |
ES8207665A1 (en) | Method and apparatus for communicating digital information words by error-correction encoding | |
ATE50429T1 (en) | SYSTEM FOR TRANSMITTING WORDS SECURE BY COMBINATION OF A BLOCK CODE AND A RECURRENT CODE, TRANSMITTER DEVICE FOR USE IN SUCH SYSTEM, AND RECEIVER DEVICE FOR USE IN SUCH SYSTEM. | |
ES8407276A1 (en) | Method, apparatus and recording medium for error correction. | |
EP0167627A4 (en) | Method and apparatus for decoding error correction code. | |
AU552984B2 (en) | Data processing using symbol correcting code | |
AU6816387A (en) | Error correction apparatus for digital data | |
GB1533831A (en) | Fifo replacement data storage | |
GB1500232A (en) | Digital data signal transmission arrangements | |
GB1290023A (en) | ||
ES462082A1 (en) | Processor circuit | |
JPS645135A (en) | Digital transmission system | |
FR2373192A1 (en) | Coding and decoding system for A=D conversion - operates with initial bit sequence divided into blocks handled separately | |
JPS5632851A (en) | Coding and decoding system for binary information | |
GB1116092A (en) | Data manipulation apparatus | |
JPS5750309A (en) | Encoding and decoding system for binary data | |
JPS52103902A (en) | Code error correcting method | |
JPS5750310A (en) | Encoding and decoding system for binary data | |
JPS5369562A (en) | System for error correction and processing | |
JPS647831A (en) | Digital signal transmission method | |
SU445045A1 (en) | Device for detecting and localizing single errors in the transmission of digital information | |
JPS5369017A (en) | Binary data coding system | |
GB1326562A (en) | Digital transmission systems | |
JPS5383437A (en) | Correction system for memory data |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
CL | Concession to grant licences | ||
ST | Notification of lapse |