FR2250449A5 - Protection system for data processor interruption - has double memory bank with each bank divided into two parts - Google Patents

Protection system for data processor interruption - has double memory bank with each bank divided into two parts

Info

Publication number
FR2250449A5
FR2250449A5 FR7338952A FR7338952A FR2250449A5 FR 2250449 A5 FR2250449 A5 FR 2250449A5 FR 7338952 A FR7338952 A FR 7338952A FR 7338952 A FR7338952 A FR 7338952A FR 2250449 A5 FR2250449 A5 FR 2250449A5
Authority
FR
France
Prior art keywords
bank
parts
memory bank
memory
divided
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7338952A
Other languages
French (fr)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull SA
Original Assignee
Societe Industrielle Honeywell Bull
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Societe Industrielle Honeywell Bull filed Critical Societe Industrielle Honeywell Bull
Priority to FR7338952A priority Critical patent/FR2250449A5/en
Application granted granted Critical
Publication of FR2250449A5 publication Critical patent/FR2250449A5/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/461Saving or restoring of program or task context
    • G06F9/462Saving or restoring of program or task context with multiple register sets

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Storage Device Security (AREA)

Abstract

To protect the contents of the working memory of the arithmetic unit of the process during an interruption in the programme, or when the latter denotes the use of an common procedure, a double memory bank, comprising a main memory bank and an auxiliary memory bank, is used. Each memory bank is divided into two parts (R0-R14, R,-R15) and the auxiliary bank is assigned to the formal process, the main bank is assigned to the programmes interruption process. The two parts of the auxiliary bank have fewer register stages than the two parts of the main bank, the additional register stages being reserved for common procuders. The memory banks are addressed via a bistable circuit.
FR7338952A 1973-10-31 1973-10-31 Protection system for data processor interruption - has double memory bank with each bank divided into two parts Expired FR2250449A5 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
FR7338952A FR2250449A5 (en) 1973-10-31 1973-10-31 Protection system for data processor interruption - has double memory bank with each bank divided into two parts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7338952A FR2250449A5 (en) 1973-10-31 1973-10-31 Protection system for data processor interruption - has double memory bank with each bank divided into two parts

Publications (1)

Publication Number Publication Date
FR2250449A5 true FR2250449A5 (en) 1975-05-30

Family

ID=9127212

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7338952A Expired FR2250449A5 (en) 1973-10-31 1973-10-31 Protection system for data processor interruption - has double memory bank with each bank divided into two parts

Country Status (1)

Country Link
FR (1) FR2250449A5 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2434430A1 (en) * 1978-08-22 1980-03-21 Nippon Electric Co MICRO INSTRUCTION PROCESSING UNIT RESPONDING TO A PRIORITY OF INTERRUPTION
FR2464008A1 (en) * 1979-08-17 1981-02-27 Thomson Brandt Luminous gas discharge tube supply - measures discharge tube current to generate error signal which varies duty cycle of primary voltage of step up transformer
EP0369407A2 (en) * 1988-11-14 1990-05-23 Nec Corporation Central processing unit for data processor having emulation function
EP0892344A2 (en) * 1989-05-04 1999-01-20 Texas Instruments Incorporated Data processing device with context switching capability

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2434430A1 (en) * 1978-08-22 1980-03-21 Nippon Electric Co MICRO INSTRUCTION PROCESSING UNIT RESPONDING TO A PRIORITY OF INTERRUPTION
FR2464008A1 (en) * 1979-08-17 1981-02-27 Thomson Brandt Luminous gas discharge tube supply - measures discharge tube current to generate error signal which varies duty cycle of primary voltage of step up transformer
EP0369407A2 (en) * 1988-11-14 1990-05-23 Nec Corporation Central processing unit for data processor having emulation function
EP0369407A3 (en) * 1988-11-14 1991-10-16 Nec Corporation Central processing unit for data processor having emulation function
EP0892344A2 (en) * 1989-05-04 1999-01-20 Texas Instruments Incorporated Data processing device with context switching capability
EP0892344A3 (en) * 1989-05-04 1999-02-10 Texas Instruments Incorporated Data processing device with context switching capability

Similar Documents

Publication Publication Date Title
JPS5332633A (en) Information processing unit
FR2250449A5 (en) Protection system for data processor interruption - has double memory bank with each bank divided into two parts
ES416400A1 (en) Data processing systems
JPS52139333A (en) Data input system for cash register
JPS55110340A (en) Data processing system
JPS5384631A (en) Address assigning system of memory unit
JPS5563422A (en) Data transfer system
FR2286439A1 (en) Single memory unit access system for multiple central processors - has multiprocessor control for time shared address and data transfers
JPS543437A (en) Cash memory control system
JPS5430745A (en) File access control system
JPS5472646A (en) High level language processing device
JPS5476044A (en) Recovery data correction process system
JPS55118170A (en) Memory access device
JPS5487024A (en) Data processor
JPS5714934A (en) Input/output channel
JPS5414635A (en) Memory extension system for computer
JPS55150032A (en) Data transfer system
JPS5697150A (en) Instruction advance fetch device
JPS5487028A (en) Data process system
JPS5310937A (en) Memory system of ic memory recoder
JPS5283032A (en) Memory address system
EP0024720A3 (en) Circuitry for processing data in a data processing system consisting of a central processor, a main memory and an interposed buffer memory
JPS5498125A (en) Control storage unit of computer
JPS52149924A (en) Address converter
JPS5448128A (en) Buffer memory unit

Legal Events

Date Code Title Description
ST Notification of lapse