FR2083976A5 - - Google Patents

Info

Publication number
FR2083976A5
FR2083976A5 FR7106545A FR7106545A FR2083976A5 FR 2083976 A5 FR2083976 A5 FR 2083976A5 FR 7106545 A FR7106545 A FR 7106545A FR 7106545 A FR7106545 A FR 7106545A FR 2083976 A5 FR2083976 A5 FR 2083976A5
Authority
FR
France
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
FR7106545A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Application granted granted Critical
Publication of FR2083976A5 publication Critical patent/FR2083976A5/fr
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/14Digital recording or reproducing using self-clocking codes
    • G11B20/1403Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1407Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
    • G11B20/1419Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
FR7106545A 1970-03-31 1971-02-16 Expired FR2083976A5 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US24310A US3599110A (en) 1970-03-31 1970-03-31 Self-clocking system having a variable frequency oscillator locked to leading edge of data and clock

Publications (1)

Publication Number Publication Date
FR2083976A5 true FR2083976A5 (fr) 1971-12-17

Family

ID=21819928

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7106545A Expired FR2083976A5 (fr) 1970-03-31 1971-02-16

Country Status (6)

Country Link
US (1) US3599110A (fr)
JP (1) JPS463612A (fr)
CA (1) CA951383A (fr)
DE (1) DE2108320A1 (fr)
FR (1) FR2083976A5 (fr)
GB (1) GB1338309A (fr)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3805180A (en) * 1972-12-27 1974-04-16 A Widmer Binary-coded signal timing recovery circuit
US3806827A (en) * 1973-07-16 1974-04-23 Honeywell Inc Frequency locked oscillator system in which input and oscillator frequencies are compared on half-cycle basis
US3982194A (en) * 1975-02-18 1976-09-21 Digital Equipment Corporation Phase lock loop with delay circuits for relative digital decoding over a range of frequencies
US3986125A (en) * 1975-10-31 1976-10-12 Sperry Univac Corporation Phase detector having a 360 linear range for periodic and aperiodic input pulse streams
US4034309A (en) * 1975-12-23 1977-07-05 International Business Machines Corporation Apparatus and method for phase synchronization
US4359734A (en) * 1977-08-04 1982-11-16 Dickey-John Corporation Signal processing system
USRE31851E (en) * 1977-08-04 1985-03-19 Dickey-John Corporation Signal processing system
US4222013A (en) * 1978-11-24 1980-09-09 Bowers Thomas E Phase locked loop for deriving clock signal from aperiodic data signal
US4246545A (en) * 1979-02-02 1981-01-20 Burroughs Corporation Data signal responsive phase locked loop using averaging and initializing techniques
US4745372A (en) * 1985-10-17 1988-05-17 Matsushita Electric Industrial Co., Ltd. Phase-locked-loop circuit having a charge pump
GB2352941B (en) * 1999-08-03 2004-03-03 Motorola Ltd Synchronisation arrangement and method for synchronising a network

Also Published As

Publication number Publication date
GB1338309A (en) 1973-11-21
US3599110A (en) 1971-08-10
DE2108320A1 (de) 1971-10-28
JPS463612A (fr) 1971-11-02
CA951383A (en) 1974-07-16

Similar Documents

Publication Publication Date Title
AR204384A1 (fr)
ATA96471A (fr)
AU1146470A (fr)
AU1473870A (fr)
AU2044470A (fr)
AU1833270A (fr)
AU1326870A (fr)
AU1716970A (fr)
AU2017870A (fr)
AU1517670A (fr)
AU2085370A (fr)
AU2130570A (fr)
AU1336970A (fr)
AU1603270A (fr)
AU1879170A (fr)
AU2144270A (fr)
AU1328670A (fr)
AU2131570A (fr)
AU1343870A (fr)
AU2130770A (fr)
AU1277070A (fr)
AU1247570A (fr)
AU1581370A (fr)
AU1591370A (fr)
AU1004470A (fr)

Legal Events

Date Code Title Description
ST Notification of lapse