FR1151451A - Improvements to arithmetic units for number calculating machines - Google Patents

Improvements to arithmetic units for number calculating machines

Info

Publication number
FR1151451A
FR1151451A FR1151451DA FR1151451A FR 1151451 A FR1151451 A FR 1151451A FR 1151451D A FR1151451D A FR 1151451DA FR 1151451 A FR1151451 A FR 1151451A
Authority
FR
France
Prior art keywords
arithmetic units
number calculating
calculating machines
machines
arithmetic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
Other languages
French (fr)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Raytheon Co
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Application granted granted Critical
Publication of FR1151451A publication Critical patent/FR1151451A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/505Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/501Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/5016Half or full adders, i.e. basic adder cells for one denomination forming at least one of the output signals directly from the minterms of the input signals, i.e. with a minimum number of gate levels
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/501Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/502Half adders; Full adders consisting of two cascaded half adders
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • G06F7/504Adding; Subtracting in bit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Logic Circuits (AREA)
FR1151451D 1950-10-10 1951-10-10 Improvements to arithmetic units for number calculating machines Expired FR1151451A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US317524XA 1950-10-10 1950-10-10

Publications (1)

Publication Number Publication Date
FR1151451A true FR1151451A (en) 1958-01-30

Family

ID=21861203

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1151451D Expired FR1151451A (en) 1950-10-10 1951-10-10 Improvements to arithmetic units for number calculating machines

Country Status (4)

Country Link
CH (1) CH317524A (en)
DE (1) DE1001837B (en)
FR (1) FR1151451A (en)
GB (1) GB750475A (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3245039A (en) * 1954-03-22 1966-04-05 Ibm Electronic data processing machine
US2879001A (en) * 1956-09-10 1959-03-24 Weinberger Arnold High-speed binary adder having simultaneous carry generation
US2907526A (en) * 1956-11-02 1959-10-06 Ibm Electronic accumulator

Also Published As

Publication number Publication date
DE1001837B (en) 1957-01-31
CH317524A (en) 1956-11-30
GB750475A (en) 1956-06-13

Similar Documents

Publication Publication Date Title
FR1039700A (en) Improvements to electronic calculating machines
FR1043021A (en) Improvements to grinding machines
FR1040702A (en) Improvements relating to stranding machines
FR1053803A (en) Improvements to calculating machines
FR1035587A (en) Improvements to statistical machines
FR1151451A (en) Improvements to arithmetic units for number calculating machines
FR1053966A (en) Improvements to calculating machines
FR1079929A (en) Improvements to electronic calculating machines
FR1085913A (en) Improvements to calculating machines
FR1041911A (en) Improvements to grinding machines
FR1028104A (en) Improvements relating to threshing machines
FR1016825A (en) Improvements to grinding machines
FR1045875A (en) Improvements to calculating machines
FR1043155A (en) Improvements to electric calculating machines
FR1040786A (en) Improvements to purely digital calculating machines
FR1032674A (en) Improvements to calculating machines
FR1047984A (en) Calculator
FR1065214A (en) Calculator
FR1055897A (en) Improvements to statistical machines
FR1027108A (en) Improvements to calculating machines
FR1047715A (en) Improvements to purely digital electronic calculating machines
FR1039828A (en) Casting machine
FR1008103A (en) Improvements to cleats for looms
FR1094059A (en) Improvements relating to statistical machines
FR1044967A (en) Improvements to filling machines