ES8700815A1 - Transmission procedure of data with insertion and removal of intermediate unidirectional signals. (Machine-translation by Google Translate, not legally binding) - Google Patents
Transmission procedure of data with insertion and removal of intermediate unidirectional signals. (Machine-translation by Google Translate, not legally binding)Info
- Publication number
- ES8700815A1 ES8700815A1 ES546067A ES546067A ES8700815A1 ES 8700815 A1 ES8700815 A1 ES 8700815A1 ES 546067 A ES546067 A ES 546067A ES 546067 A ES546067 A ES 546067A ES 8700815 A1 ES8700815 A1 ES 8700815A1
- Authority
- ES
- Spain
- Prior art keywords
- alignment
- translation
- removal
- machine
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Landscapes
- Communication Control (AREA)
- Time-Division Multiplex Systems (AREA)
Abstract
Procedure for the transmission of data with insertion and removal of intermediate unidirectional signals. Understand the following operational stages: first, regeneration of the word of alignment of frame, regenerating completely the bits 2 to 8, both inclusive; second, control of the entry of 2048 kbit/s, monitoring a possible out-of-track alignment; third, synchronization of the regeneration of the word of alignment of the frame, when it comes out of the state of out of alignment of the frame by recovery of this or of the input signal; fourth, in the external access equipment, the free reserve bit is controlled which is changed in the external insertion access equipment, when there is a deficient signal in its entry. (Machine-translation by Google Translate, not legally binding)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES546067A ES8700815A1 (en) | 1985-08-09 | 1985-08-09 | Transmission procedure of data with insertion and removal of intermediate unidirectional signals. (Machine-translation by Google Translate, not legally binding) |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
ES546067A ES8700815A1 (en) | 1985-08-09 | 1985-08-09 | Transmission procedure of data with insertion and removal of intermediate unidirectional signals. (Machine-translation by Google Translate, not legally binding) |
Publications (2)
Publication Number | Publication Date |
---|---|
ES546067A0 ES546067A0 (en) | 1986-10-16 |
ES8700815A1 true ES8700815A1 (en) | 1986-10-16 |
Family
ID=8489706
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES546067A Expired ES8700815A1 (en) | 1985-08-09 | 1985-08-09 | Transmission procedure of data with insertion and removal of intermediate unidirectional signals. (Machine-translation by Google Translate, not legally binding) |
Country Status (1)
Country | Link |
---|---|
ES (1) | ES8700815A1 (en) |
-
1985
- 1985-08-09 ES ES546067A patent/ES8700815A1/en not_active Expired
Also Published As
Publication number | Publication date |
---|---|
ES546067A0 (en) | 1986-10-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0250160A3 (en) | Combined circuit switch and packet switching system | |
IT1273001B (en) | "PROCEDURE AND APPARATUS FOR CONFIGURING MEMORY CIRCUITS". | |
KR860004520A (en) | Data system and method for encoding and decoding multi-state data signals | |
AU575207B2 (en) | Timing recovery circuit for manchester coded data | |
DE3563407D1 (en) | Process and device for the recovery of a frame lock word with distributed bits within a digital signal | |
JPS6471327A (en) | Apparatus for compressing data | |
JPS6460035A (en) | Branching/inserting circuit | |
ES8105124A1 (en) | Improvements in or relating to circuit arrangements for identifying alignment words for use in digital signal transmission systems | |
EP0241001A3 (en) | Information processing apparatus having a mask function | |
AU601132B2 (en) | Variable bit rate clock recovery circuit | |
ES8700815A1 (en) | Transmission procedure of data with insertion and removal of intermediate unidirectional signals. (Machine-translation by Google Translate, not legally binding) | |
DE69428153T2 (en) | Bit clock recovery for CPFSK signals | |
JPS5727411A (en) | Multichannel recording method | |
ID16293A (en) | EQUIPMENT SIGNAL PROCESS TO CHANGE DOUBLE BIT SIGNALS WITH ADDITIONAL SUB DATA HERE TO BECOME ONE BIT SIGNAL | |
NO171089C (en) | TRANSMISSION SYSTEM FOR AUDIO / DATA SIGNALS ACCORDING TO SENDED VIDEO SIGNALS | |
JPS5514502A (en) | Recording and reproducing unit of pcm system | |
ATE51984T1 (en) | CIRCUIT FOR REGENERATION OF PERIODIC SIGNALS. | |
EP0216329A3 (en) | Transmission method for a digital signal | |
JPS55136753A (en) | Compressed data recovery system | |
GR3005261T3 (en) | ||
JPS5679546A (en) | Data transmission system | |
DE3687978D1 (en) | DEVICE FOR ENCODING AND TRANSMITTING SIGNALS. | |
JPS56131243A (en) | Control signal inserting method | |
EP0263960A3 (en) | Circuitry for the transmission of data signals | |
FR2709896B1 (en) | Reduced ambiguity data transmission frame, transmitter and receiver adapted to such a frame. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FD1A | Patent lapsed |
Effective date: 19970401 |