ES8202968A1 - Dispositivo de control de direccion en un sistema de trata- miento de datos - Google Patents
Dispositivo de control de direccion en un sistema de trata- miento de datosInfo
- Publication number
- ES8202968A1 ES8202968A1 ES500467A ES500467A ES8202968A1 ES 8202968 A1 ES8202968 A1 ES 8202968A1 ES 500467 A ES500467 A ES 500467A ES 500467 A ES500467 A ES 500467A ES 8202968 A1 ES8202968 A1 ES 8202968A1
- Authority
- ES
- Spain
- Prior art keywords
- gpr
- std
- address
- data
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/14—Protection against unauthorised use of memory or access to memory
- G06F12/1458—Protection against unauthorised use of memory or access to memory by checking the subject access rights
- G06F12/1466—Key-lock mechanism
- G06F12/1475—Key-lock mechanism in a virtual system, e.g. with translation means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
- G06F12/0615—Address space extension
- G06F12/0623—Address space extension for memory modules
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
- G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Security & Cryptography (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Storage Device Security (AREA)
- Executing Machine-Instructions (AREA)
Abstract
DISPOSITIVO DE CONTROL DE DIRECCION EN UN SISTEMA DE TRATAMIENTO DE DATOS. CONSISTE EN LA OBTENCION DE UN CONTROL PRECISO SOBRE EL GRADO DE AISLAMIENTO O COMPATIBILIDAD ENTRE SUBCONJUNTOS DE ESPACIOS DE DIRECCION EN UN SISTEMA RELACIONADO CON UN PROGRAMA EJECUTABLE. EL CONTROL DE COMPARTIBILIDAD SE OBTIENEN EN UN ORDENADOR POR MEDIO DE UN METODO DE DISPOSICION CONSTRUCTIVA SINGULAR QUE ES COMPATIBLE CON LA DISPOSICION CONSTRUCTIVA NORMAL DEL SISTEMA IBM/370.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/131,570 US4355355A (en) | 1980-03-19 | 1980-03-19 | Address generating mechanism for multiple virtual spaces |
Publications (2)
Publication Number | Publication Date |
---|---|
ES8202968A1 true ES8202968A1 (es) | 1982-03-01 |
ES500467A0 ES500467A0 (es) | 1982-03-01 |
Family
ID=22450031
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES500467A Granted ES500467A0 (es) | 1980-03-19 | 1981-03-18 | Dispositivo de control de direccion en un sistema de trata- miento de datos |
Country Status (6)
Country | Link |
---|---|
US (1) | US4355355A (es) |
EP (1) | EP0036085B1 (es) |
JP (1) | JPS6022377B2 (es) |
CA (1) | CA1153824A (es) |
DE (1) | DE3176834D1 (es) |
ES (1) | ES500467A0 (es) |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5687282A (en) * | 1979-12-14 | 1981-07-15 | Nec Corp | Data processor |
US4500952A (en) * | 1980-05-23 | 1985-02-19 | International Business Machines Corporation | Mechanism for control of address translation by a program using a plurality of translation tables |
US4521846A (en) * | 1981-02-20 | 1985-06-04 | International Business Machines Corporation | Mechanism for accessing multiple virtual address spaces |
JPS57143782A (en) * | 1981-03-03 | 1982-09-06 | Toshiba Corp | Information processor |
US4513368A (en) * | 1981-05-22 | 1985-04-23 | Data General Corporation | Digital data processing system having object-based logical memory addressing and self-structuring modular memory |
US4473878A (en) * | 1981-11-23 | 1984-09-25 | Motorola, Inc. | Memory management unit |
US4472790A (en) * | 1982-02-05 | 1984-09-18 | International Business Machines Corporation | Storage fetch protect override controls |
US4581702A (en) * | 1983-01-10 | 1986-04-08 | International Business Machines Corporation | Critical system protection |
EP0170525B1 (en) * | 1984-07-31 | 1997-10-01 | Texas Instruments Incorporated | Cache hierarchy design for use in a memory management unit |
US4985829A (en) * | 1984-07-31 | 1991-01-15 | Texas Instruments Incorporated | Cache hierarchy design for use in a memory management unit |
US4677546A (en) * | 1984-08-17 | 1987-06-30 | Signetics | Guarded regions for controlling memory access |
JPS61206057A (ja) * | 1985-03-11 | 1986-09-12 | Hitachi Ltd | アドレス変換装置 |
US4763244A (en) * | 1986-01-15 | 1988-08-09 | Motorola, Inc. | Paged memory management unit capable of selectively supporting multiple address spaces |
US4682283A (en) * | 1986-02-06 | 1987-07-21 | Rockwell International Corporation | Address range comparison system using multiplexer for detection of range identifier bits stored in dedicated RAM's |
JPS62237547A (ja) * | 1986-04-09 | 1987-10-17 | Hitachi Ltd | アドレス変換方式 |
JPS6376034A (ja) * | 1986-09-19 | 1988-04-06 | Hitachi Ltd | 多重アドレス空間制御方式 |
EP0282213A3 (en) * | 1987-03-09 | 1991-04-24 | AT&T Corp. | Concurrent context memory management unit |
JPS63231550A (ja) * | 1987-03-19 | 1988-09-27 | Hitachi Ltd | 多重仮想空間制御方式 |
JPS63278145A (ja) * | 1987-05-11 | 1988-11-15 | Nec Corp | パラメ−タ対応検査方式 |
CA1308202C (en) * | 1988-02-10 | 1992-09-29 | Richard I. Baum | Access register translation means for address generating mechanism for multiple virtual spaces |
US5023773A (en) * | 1988-02-10 | 1991-06-11 | International Business Machines Corporation | Authorization for selective program access to data in multiple address spaces |
US4945480A (en) * | 1988-02-10 | 1990-07-31 | International Business Machines Corporation | Data domain switching on program address space switching and return |
US5008811A (en) * | 1988-02-10 | 1991-04-16 | International Business Machines Corp. | Control mechanism for zero-origin data spaces |
US5220669A (en) * | 1988-02-10 | 1993-06-15 | International Business Machines Corporation | Linkage mechanism for program isolation |
US4979098A (en) * | 1988-02-10 | 1990-12-18 | International Business Machines Corporation | Multiple address space token designation, protection controls, designation translation and lookaside |
US5134696A (en) * | 1988-07-28 | 1992-07-28 | International Business Machines Corp. | Virtual lookaside facility |
JPH0290349A (ja) * | 1988-09-28 | 1990-03-29 | Hitachi Ltd | 仮想記憶システムのアドレス空間制御装置 |
US5226132A (en) * | 1988-09-30 | 1993-07-06 | Hitachi, Ltd. | Multiple virtual addressing using/comparing translation pairs of addresses comprising a space address and an origin address (sto) while using space registers as storage devices for a data processing system |
US5159677A (en) * | 1988-11-21 | 1992-10-27 | International Business Machines Corp. | Method and system for storing data in and retrieving data from a non-main storage virtual data space |
JPH02202652A (ja) * | 1989-02-01 | 1990-08-10 | Hitachi Ltd | 多重仮想記憶管理方式 |
US5175828A (en) * | 1989-02-13 | 1992-12-29 | Hewlett-Packard Company | Method and apparatus for dynamically linking subprogram to main program using tabled procedure name comparison |
JPH0650480B2 (ja) * | 1989-05-02 | 1994-06-29 | 株式会社日立製作所 | 多重仮想記憶システムおよびアドレス制御装置 |
DE4019961C2 (de) * | 1989-06-23 | 1994-11-24 | Hitachi Ltd | Steuerung für den Zugriff auf einen Adreßumsetzungsspeicher in einem Prozessorsystem |
JP2768503B2 (ja) * | 1989-07-25 | 1998-06-25 | 富士通株式会社 | 仮想記憶アドレス空間アクセス制御方式 |
JP2825550B2 (ja) * | 1989-09-21 | 1998-11-18 | 株式会社日立製作所 | 多重仮想空間アドレス制御方法および計算機システム |
JPH0679296B2 (ja) * | 1989-09-22 | 1994-10-05 | 株式会社日立製作所 | 多重仮想アドレス空間アクセス方法およびデータ処理装置 |
US5237668A (en) * | 1989-10-20 | 1993-08-17 | International Business Machines Corporation | Process using virtual addressing in a non-privileged instruction to control the copying of a page of data in or between multiple media |
US5317706A (en) * | 1989-11-15 | 1994-05-31 | Ncr Corporation | Memory expansion method and apparatus in a virtual memory system |
US5469556A (en) * | 1989-12-12 | 1995-11-21 | Harris Corporation | Resource access security system for controlling access to resources of a data processing system |
US5210841A (en) * | 1990-01-30 | 1993-05-11 | Advanced Micro Devices, Inc. | External memory accessing system |
EP0508577A1 (en) * | 1991-03-13 | 1992-10-14 | International Business Machines Corporation | Address translation mechanism |
US5423013A (en) * | 1991-09-04 | 1995-06-06 | International Business Machines Corporation | System for addressing a very large memory with real or virtual addresses using address mode registers |
US5390312A (en) * | 1991-09-24 | 1995-02-14 | International Business Machines Corporation | Access look-aside facility |
US5371890A (en) * | 1991-10-30 | 1994-12-06 | International Business Machines Corporation | Problem state cross-memory communication using communication memory domains |
EP0543032A1 (en) * | 1991-11-16 | 1993-05-26 | International Business Machines Corporation | Expanded memory addressing scheme |
US5381537A (en) * | 1991-12-06 | 1995-01-10 | International Business Machines Corporation | Large logical addressing method and means |
CA2078913A1 (en) * | 1991-12-12 | 1993-06-13 | John J. Reilly | Interprocessor communication system and method for multiprocessor circuitry |
US5379392A (en) * | 1991-12-17 | 1995-01-03 | Unisys Corporation | Method of and apparatus for rapidly loading addressing registers |
US5325496A (en) * | 1991-12-24 | 1994-06-28 | Intel Corporation | Selectable pointer validation in a computer system |
US5361356A (en) * | 1992-03-06 | 1994-11-01 | International Business Machines Corporation | Storage isolation with subspace-group facility |
JP2788836B2 (ja) * | 1992-05-15 | 1998-08-20 | インターナショナル・ビジネス・マシーンズ・コーポレイション | ディジタルコンピュータシステム |
US5237616A (en) * | 1992-09-21 | 1993-08-17 | International Business Machines Corporation | Secure computer system having privileged and unprivileged memories |
US5548746A (en) * | 1993-11-12 | 1996-08-20 | International Business Machines Corporation | Non-contiguous mapping of I/O addresses to use page protection of a process |
US5802574A (en) * | 1993-12-28 | 1998-09-01 | Intel Corporation | Method and apparatus for quickly modifying cache state |
US5583806A (en) * | 1994-10-17 | 1996-12-10 | Advanced Micro Devices, Inc. | Optimized binary adder for concurrently generating effective and intermediate addresses |
US5734817A (en) * | 1995-03-01 | 1998-03-31 | Unisys Corporation | Method for making a data base available to a user program during data base recovery |
US5802359A (en) * | 1995-03-31 | 1998-09-01 | International Business Machines Corporation | Mapping processor state into a millicode addressable processor state register array |
US5761740A (en) * | 1995-11-30 | 1998-06-02 | Unisys Corporation | Method of and apparatus for rapidly loading addressing registers |
US5732404A (en) * | 1996-03-29 | 1998-03-24 | Unisys Corporation | Flexible expansion of virtual memory addressing |
US6356991B1 (en) * | 1997-12-31 | 2002-03-12 | Unisys Corporation | Programmable address translation system |
JP3476376B2 (ja) * | 1998-12-16 | 2003-12-10 | 富士通株式会社 | 仮想記憶アドレス空間アクセス制御方法とそのための装置 |
US6289435B1 (en) * | 1999-05-17 | 2001-09-11 | Creative Technology Ltd. | Re-use of special purposed registers as general purpose registers |
US6691306B1 (en) * | 2000-12-22 | 2004-02-10 | Lsi Logic Corporation | Use of limited program space of general purpose processor for unlimited sequence of translated instructions |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3412382A (en) * | 1965-11-26 | 1968-11-19 | Massachusetts Inst Technology | Shared-access data processing system |
JPS5040738B1 (es) * | 1970-06-11 | 1975-12-26 | ||
JPS532296B2 (es) * | 1973-03-19 | 1978-01-26 | ||
FR122199A (es) * | 1973-12-17 | |||
US3949378A (en) * | 1974-12-09 | 1976-04-06 | The United States Of America As Represented By The Secretary Of The Navy | Computer memory addressing employing base and index registers |
US4037214A (en) * | 1976-04-30 | 1977-07-19 | International Business Machines Corporation | Key register controlled accessing system |
US4037207A (en) * | 1976-04-30 | 1977-07-19 | International Business Machines Corporation | System for controlling address keys under interrupt conditions |
US4037215A (en) * | 1976-04-30 | 1977-07-19 | International Business Machines Corporation | Key controlled address relocation translation system |
US4035779A (en) * | 1976-04-30 | 1977-07-12 | International Business Machines Corporation | Supervisor address key control system |
US4050060A (en) * | 1976-04-30 | 1977-09-20 | International Business Machines Corporation | Equate operand address space control system |
US4038645A (en) * | 1976-04-30 | 1977-07-26 | International Business Machines Corporation | Non-translatable storage protection control system |
US4042913A (en) * | 1976-04-30 | 1977-08-16 | International Business Machines Corporation | Address key register load/store instruction system |
JPS52149444A (en) * | 1976-06-08 | 1977-12-12 | Fujitsu Ltd | Multiplex virtual space processing data processing system |
US4084227A (en) * | 1976-09-24 | 1978-04-11 | Sperry Rand Corporation | Virtual address translator |
US4128875A (en) * | 1976-12-16 | 1978-12-05 | Sperry Rand Corporation | Optional virtual memory system |
FR2385147A1 (fr) * | 1977-03-24 | 1978-10-20 | Ibm | Dispositif de translation d'adresses dans les systemes de traitement de donnees |
US4136385A (en) * | 1977-03-24 | 1979-01-23 | International Business Machines Corporation | Synonym control means for multiple virtual storage systems |
US4096573A (en) * | 1977-04-25 | 1978-06-20 | International Business Machines Corporation | DLAT Synonym control means for common portions of all address spaces |
-
1980
- 1980-03-19 US US06/131,570 patent/US4355355A/en not_active Expired - Lifetime
-
1981
- 1981-01-13 CA CA000368423A patent/CA1153824A/en not_active Expired
- 1981-02-16 DE DE8181101074T patent/DE3176834D1/de not_active Expired
- 1981-02-16 EP EP81101074A patent/EP0036085B1/en not_active Expired
- 1981-03-10 JP JP56033288A patent/JPS6022377B2/ja not_active Expired
- 1981-03-18 ES ES500467A patent/ES500467A0/es active Granted
Also Published As
Publication number | Publication date |
---|---|
EP0036085B1 (en) | 1988-08-03 |
CA1153824A (en) | 1983-09-13 |
JPS56140576A (en) | 1981-11-02 |
US4355355A (en) | 1982-10-19 |
DE3176834D1 (en) | 1988-09-08 |
EP0036085A3 (en) | 1983-09-14 |
JPS6022377B2 (ja) | 1985-06-01 |
EP0036085A2 (en) | 1981-09-23 |
ES500467A0 (es) | 1982-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES8202968A1 (es) | Dispositivo de control de direccion en un sistema de trata- miento de datos | |
JPS57197652A (en) | Digital data processing system | |
GB1055704A (en) | Improvements relating to electronic data processing systems | |
JPS5621240A (en) | Information processor | |
EP0264216A3 (en) | Implied domain addressing | |
ES8602285A1 (es) | Una instalacion de almacenamiento intermedio en un aparato de tratamiento de datos | |
ES8405176A1 (es) | Sistema de proceso de control de registro. | |
GB2016753A (en) | Data Processing System | |
GB1179047A (en) | Data Processing System with Improved Address Modification Apparatus | |
JPS57756A (en) | Data processor | |
US4480306A (en) | Digital data processing system using unique ALU register files and micro-instruction stacks | |
JPS55108069A (en) | Multiprocessor processing system | |
ES474427A1 (es) | Un aparato central de tratamiento para uso en un sistema de tratamiento de datos. | |
JPS559228A (en) | Memory request control system | |
JPS5569856A (en) | Overlap system | |
JPS5621245A (en) | Detection system of address coincidence system | |
JPS55131851A (en) | Microprogram controller | |
JPS57203279A (en) | Information processing device | |
JPS6436349A (en) | Address developing circuit | |
GB2036392A (en) | Computer system having enhancement circuitry for memory accessing | |
JPS5556253A (en) | Data processor | |
JPS5447455A (en) | Data processor | |
JPS5697146A (en) | Instruction fetch control system | |
JPS57101945A (en) | Control system of information processor | |
EP0264215A3 (en) | Fast entry to emulation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FD1A | Patent lapsed |
Effective date: 20010301 |