ES321002A1 - Una disposicion de circuito numerico por digitos para ejecutar operaciones aritmeticas. - Google Patents
Una disposicion de circuito numerico por digitos para ejecutar operaciones aritmeticas.Info
- Publication number
- ES321002A1 ES321002A1 ES0321002A ES321002A ES321002A1 ES 321002 A1 ES321002 A1 ES 321002A1 ES 0321002 A ES0321002 A ES 0321002A ES 321002 A ES321002 A ES 321002A ES 321002 A1 ES321002 A1 ES 321002A1
- Authority
- ES
- Spain
- Prior art keywords
- digits
- translation
- machine
- legally binding
- *** translate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/50—Adding; Subtracting
- G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/01—Methods or arrangements for data conversion without changing the order or content of the data handled for shifting, e.g. justifying, scaling, normalising
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
- G06F7/575—Basic arithmetic logic units, i.e. devices selectable to perform either addition, subtraction or one of several logical operations, using, at least partially, the same circuitry
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Mathematical Optimization (AREA)
- General Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Logic Circuits (AREA)
- Complex Calculations (AREA)
- Multi Processors (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US420568A US3417236A (en) | 1964-12-23 | 1964-12-23 | Parallel binary adder utilizing cyclic control signals |
Publications (1)
Publication Number | Publication Date |
---|---|
ES321002A1 true ES321002A1 (es) | 1966-06-01 |
Family
ID=23667003
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
ES0321002A Expired ES321002A1 (es) | 1964-12-23 | 1965-12-21 | Una disposicion de circuito numerico por digitos para ejecutar operaciones aritmeticas. |
Country Status (8)
Country | Link |
---|---|
US (1) | US3417236A (es) |
BE (1) | BE672601A (es) |
CH (1) | CH439809A (es) |
DE (1) | DE1499227C3 (es) |
ES (1) | ES321002A1 (es) |
FR (1) | FR1464946A (es) |
GB (1) | GB1097085A (es) |
NL (1) | NL166558C (es) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3582902A (en) * | 1968-12-30 | 1971-06-01 | Honeywell Inc | Data processing system having auxiliary register storage |
NL6908710A (es) * | 1969-06-07 | 1970-12-09 | ||
US3631400A (en) * | 1969-06-30 | 1971-12-28 | Ibm | Data-processing system having logical storage data register |
US3811039A (en) * | 1973-02-05 | 1974-05-14 | Honeywell Inf Systems | Binary arithmetic, logical and shifter unit |
US4254471A (en) * | 1978-04-25 | 1981-03-03 | International Computers Limited | Binary adder circuit |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2936116A (en) * | 1952-11-12 | 1960-05-10 | Hnghes Aircraft Company | Electronic digital computer |
US3008639A (en) * | 1954-04-16 | 1961-11-14 | Ibm | Electronic accumulator in which the component trigger circuits are operated relatively continuously |
US3028088A (en) * | 1956-09-25 | 1962-04-03 | Ibm | Multipurpose logical operations |
US3056552A (en) * | 1959-01-28 | 1962-10-02 | Ibm | Asynchronous parallel adder deriving intermediate sums and carries by repeated additions and multiplications |
US3235718A (en) * | 1962-10-25 | 1966-02-15 | Burroughs Corp | Magnetic device for performing complex logic functions |
US3249747A (en) * | 1963-06-14 | 1966-05-03 | North American Aviation Inc | Carry assimilating system |
US3320410A (en) * | 1964-06-09 | 1967-05-16 | Sperry Rand Corp | Register including inter-stage multivibrator temporary storage |
-
1964
- 1964-12-23 US US420568A patent/US3417236A/en not_active Expired - Lifetime
-
1965
- 1965-11-11 GB GB47848/65A patent/GB1097085A/en not_active Expired
- 1965-11-19 BE BE672601D patent/BE672601A/xx unknown
- 1965-12-10 FR FR41659A patent/FR1464946A/fr not_active Expired
- 1965-12-11 DE DE1499227A patent/DE1499227C3/de not_active Expired
- 1965-12-20 NL NL6516539.A patent/NL166558C/xx not_active IP Right Cessation
- 1965-12-21 ES ES0321002A patent/ES321002A1/es not_active Expired
- 1965-12-23 CH CH1780265A patent/CH439809A/de unknown
Also Published As
Publication number | Publication date |
---|---|
NL166558B (nl) | 1981-03-16 |
DE1499227A1 (de) | 1969-10-02 |
NL6516539A (es) | 1966-06-24 |
DE1499227B2 (de) | 1975-02-06 |
GB1097085A (en) | 1967-12-29 |
NL166558C (nl) | 1981-08-17 |
US3417236A (en) | 1968-12-17 |
BE672601A (es) | 1966-03-16 |
CH439809A (de) | 1967-07-15 |
DE1499227C3 (de) | 1975-09-18 |
FR1464946A (fr) | 1967-01-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ES311385A1 (es) | Un dispositivo unitario aritmetico y logico. | |
GB737863A (en) | Improvements in or relating to electronic digital computing machines | |
GB1062826A (en) | Electronic calculating a pparatus | |
GB1059213A (en) | Computing device | |
GB890323A (en) | Improvements in or relating to electronic data processing apparatus | |
NL148427B (nl) | Gegevensverwerkend systeem. | |
ES321002A1 (es) | Una disposicion de circuito numerico por digitos para ejecutar operaciones aritmeticas. | |
GB1123619A (en) | Divider circuit | |
GB913605A (en) | Improvements in or relating to electronic calculating apparatus | |
ES389031A1 (es) | Un circuito integrado. | |
DK116602B (da) | Binært cifferregister med tre logiske tilstande. | |
GB898594A (en) | Improvements in and relating to arithmetic devices | |
ES223962A1 (es) | Perfeccionamientos en registros contadores multiorden | |
GB902030A (en) | Variable exponent computer | |
GB1114503A (en) | Improvements in or relating to data handling apparatus | |
GB967045A (en) | Arithmetic device | |
ES315571A1 (es) | Una maquina de tratamiento de datos. | |
GB965749A (en) | Improvements relating to devices for dividing numbers | |
GB1083838A (en) | Apparatus for combining arithmetically two numbers | |
GB1042260A (en) | Improvements relating to a program controlled data processing machine | |
SU547766A1 (ru) | Устройство дл делени | |
SU588561A1 (ru) | Ассоциативное запоминающее устройство | |
ES335355A1 (es) | Perfeccionamientos en la construccion de divisores aritmeticos electronicos. | |
ES319425A1 (es) | Una disposiciën para sumar dos numeros | |
SU435523A1 (ru) | Устройство вычитания |