EP4310824A1 - Electronic device comprising display, and operation method therefor - Google Patents
Electronic device comprising display, and operation method therefor Download PDFInfo
- Publication number
- EP4310824A1 EP4310824A1 EP22791953.7A EP22791953A EP4310824A1 EP 4310824 A1 EP4310824 A1 EP 4310824A1 EP 22791953 A EP22791953 A EP 22791953A EP 4310824 A1 EP4310824 A1 EP 4310824A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistor
- output transistor
- electronic device
- gate terminal
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims description 13
- 230000005669 field effect Effects 0.000 claims description 8
- 229910044991 metal oxide Inorganic materials 0.000 claims description 8
- 150000004706 metal oxides Chemical class 0.000 claims description 8
- 239000004065 semiconductor Substances 0.000 claims description 8
- 230000004044 response Effects 0.000 abstract description 2
- 238000004891 communication Methods 0.000 description 49
- 230000008859 change Effects 0.000 description 21
- 108700038980 S-((2-chloroethyl)carbamoyl)glutathione Proteins 0.000 description 15
- 238000010586 diagram Methods 0.000 description 14
- 238000012545 processing Methods 0.000 description 13
- 230000006870 function Effects 0.000 description 11
- 238000013528 artificial neural network Methods 0.000 description 8
- 239000003990 capacitor Substances 0.000 description 8
- 238000005516 engineering process Methods 0.000 description 8
- 238000013473 artificial intelligence Methods 0.000 description 6
- 238000004590 computer program Methods 0.000 description 4
- 238000013527 convolutional neural network Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000010801 machine learning Methods 0.000 description 2
- 238000013507 mapping Methods 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 238000011017 operating method Methods 0.000 description 2
- 230000000306 recurrent effect Effects 0.000 description 2
- 230000035807 sensation Effects 0.000 description 2
- 230000001133 acceleration Effects 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 230000010267 cellular communication Effects 0.000 description 1
- 230000001413 cellular effect Effects 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 239000000446 fuel Substances 0.000 description 1
- 229910010272 inorganic material Inorganic materials 0.000 description 1
- 239000011147 inorganic material Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000003155 kinesthetic effect Effects 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001537 neural effect Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000002787 reinforcement Effects 0.000 description 1
- 230000005236 sound signal Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2014—Display of intermediate tones by modulation of the duration of a single pulse during which the logic level remains constant
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2007—Display of intermediate tones
- G09G3/2077—Display of intermediate tones by a combination of two or more gradation control methods
- G09G3/2081—Display of intermediate tones by a combination of two or more gradation control methods with combination of amplitude modulation and time modulation
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0819—Several active elements per pixel in active matrix panels used for counteracting undesired variations, e.g. feedback or autozeroing
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0852—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor being a dynamic memory with more than one capacitor
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
- G09G2300/0809—Several active elements per pixel in active matrix panels
- G09G2300/0842—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor
- G09G2300/0861—Several active elements per pixel in active matrix panels forming a memory circuit, e.g. a dynamic memory with one capacitor with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0237—Switching ON and OFF the backlight within one frame
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0251—Precharge or discharge of pixel before applying new pixel voltage
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0243—Details of the generation of driving signals
- G09G2310/0259—Details of the generation of driving signals with use of an analog or digital ramp generator in the column driver or in the pixel circuit
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/06—Details of flat display driving waveforms
- G09G2310/066—Waveforms comprising a gently increasing or decreasing portion, e.g. ramp
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0242—Compensation of deficiencies in the appearance of colours
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0257—Reduction of after-image effects
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/029—Improving the quality of display appearance by monitoring one or more pixels in the display panel, e.g. by monitoring a fixed reference pixel
- G09G2320/0295—Improving the quality of display appearance by monitoring one or more pixels in the display panel, e.g. by monitoring a fixed reference pixel by monitoring each display pixel
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/0626—Adjustment of display parameters for control of overall brightness
- G09G2320/0633—Adjustment of display parameters for control of overall brightness by amplitude modulation of the brightness of the illumination source
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2340/00—Aspects of display data processing
- G09G2340/04—Changes in size, position or resolution of an image
- G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
- G09G2340/0435—Change or adaptation of the frame rate of the video stream
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
- G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
- G09G3/3233—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix with pixel circuitry controlling the current through the light-emitting element
Definitions
- Embodiments of the disclosure relates to an electronic device including a display having a pixel circuit in a PWM driving scheme and a method for operating the same.
- An electronic device including a display serves as an output device, which includes the display and a processor to control the display to operate in units of pixel or sub-pixel such that various colors are expressed.
- Liquid crystal displays LCD
- light emitting diodes LED
- organic LED displays have been implemented in a pulse amplitude modulation (PAM) scheme to adjust the strength of the brightness of the display depending on the voltage strength of grayscale data.
- PAM pulse amplitude modulation
- a pulse width modulation (PWM) driving scheme which is to adjust a grayscale level based on time for emitting light, is employed to improve such image quality characteristics.
- PWM driving circuits include at least 13 transistors and a capacitor, so the PWM driving circuit is not applied to higher-resolution products.
- the circuit for the PWM driving scheme is complex and large, so the PWM driving scheme is difficult to apply in middle and smaller size displays.
- Various embodiments of the disclosure are to provide an electronic device including a display and an operating method thereof improved in the change issue of a color sense depending on grayscale and brightness, suggesting a novel display pixel circuit using a PWM driving scheme that is simplified as compared to pixel circuits of a prior art.
- a method for driving a display of an electronic device including the display may include storing grayscale data for one frame in a first gate terminal of a first output transistor in a first circuit block included in a sub-pixel of the display, through a display driving circuit of the electronic device, inputting, into the first gate terminal of the first output transistor, a control signal having potential to change over time, changing a voltage of a second gate terminal of a second output transistor in a second circuit block included in the sub-pixel, as the first output transistor receives the control signal, controlling a time for emitting light of the light emitting element included in the sub-pixel, by adjusting a time in which the second output transistor is turned on, and controlling the second gate terminal at least twice, by applying an initialization voltage to the second gate terminal at least twice during one frame through a second initialization transistor connected to the second gate terminal.
- the electronic device including the display and the operating method thereof may suggest a PWM driving scheme that is simplified as compared to pixel circuits of the prior art, may be applied to high-resolution products and/or middle or small-sized display products without limitation, and may improve change issue of a color sense depending on grayscale and brightness.
- FIG. 1 is a block diagram illustrating an electronic device 101 in a network environment 100 according to various embodiments.
- the electronic device 101 in the network environment 100 may communicate with an electronic device 102 via a first network 198 (e.g., a short-range wireless communication network), or an electronic device 104 or a server 108 via a second network 199 (e.g., a long-range wireless communication network).
- the electronic device 101 may communicate with the electronic device 104 via the server 108.
- the electronic device 101 may include a processor 120, a memory 130, an input module 150, a sound output module 155, a display module 160, an audio module 170, a sensor module 176, an interface 177, a connecting terminal 178, a haptic module 179, a camera module 180, a power management module 188, a battery 189, a communication module 190, a subscriber identification module (SIM) 196, or an antenna module 197.
- at least one (e.g., the connecting terminal 178) of the components may be omitted from the electronic device 101, or one or more other components may be added in the electronic device 101.
- some of the components may be implemented as single integrated circuitry.
- some (e.g., the sensor module 176, the camera module 180, or the antenna module 197) of the components may be implemented as embedded in the display module 160 (e.g., a display).
- the processor 120 may execute, for example, software (e.g., a program 140) to control at least one other component (e.g., a hardware or software component) of the electronic device 101 coupled with the processor 120, and may perform various data processing or computation. According to one embodiment, as at least part of the data processing or computation, the processor 120 may load a command or data received from another component (e.g., the sensor module 176 or the communication module 190) in a volatile memory 132, process the command or the data stored in the volatile memory 132, and store resulting data in a non-volatile memory 134.
- software e.g., a program 140
- the processor 120 may load a command or data received from another component (e.g., the sensor module 176 or the communication module 190) in a volatile memory 132, process the command or the data stored in the volatile memory 132, and store resulting data in a non-volatile memory 134.
- the processor 120 may include a main processor 121 (e.g., a central processing unit (CPU) or an application processor (AP)), and an auxiliary processor 123 (e.g., a graphics processing unit (GPU), a neural processing unit (NPU), an image signal processor (ISP), a sensor hub processor, or a communication processor (CP)) that is operable independently from, or in conjunction with, the main processor 121.
- a main processor 121 e.g., a central processing unit (CPU) or an application processor (AP)
- auxiliary processor 123 e.g., a graphics processing unit (GPU), a neural processing unit (NPU), an image signal processor (ISP), a sensor hub processor, or a communication processor (CP)
- the auxiliary processor 123 may be adapted to consume less power than the main processor 121, or to be specific to a specified function.
- the auxiliary processor 123 may be implemented as separate from, or as part of the main processor 121.
- the auxiliary processor 123 may control at least some of functions or states related to at least one component (e.g., the display module 160, the sensor module 176, or the communication module 190) among the components of the electronic device 101, instead of the main processor 121 while the main processor 121 is in an inactive (e.g., sleep) state, or together with the main processor 121 while the main processor 121 is in an active state (e.g., executing an application).
- the auxiliary processor 123 e.g., an image signal processor or a communication processor
- the auxiliary processor 123 may include a hardware structure specified for processing an artificial intelligence (AI) model.
- the AI model may be generated through machine learning.
- the learning may be performed by the electronic device 101 performing the AI, and may be performed through an additional server (e.g., the server 108).
- a learning algorithm may include, for example, a supervised learning algorithm, an unsupervised learning algorithm, a semi-supervised learning algorithm, or a reinforcement learning algorithm, but the disclosure is not limited thereto.
- the AI model may include a plurality of artificial neural network (ANN) layers.
- ANN artificial neural network
- the ANN may include a deep neural network (DNN), a convolutional neural network (CNN), a recurrent neural network (RNN), a restricted boltzman machine (RBM), a deep belief network (DBN), a bidirectional recurrent deep neural network (BRDNN), a deep Q-networks or the combination of the above networks, but the disclosure is not limited thereto.
- the AI model may additionally or alternatively include a software structure, in addition to a hardware structure.
- the memory 130 may store various data used by at least one component (e.g., the processor 120 or the sensor module 176) of the electronic device 101.
- the various data may include, for example, software (e.g., the program 140) and input data or output data for a command related thereto.
- the memory 130 may include the volatile memory 132 or the non-volatile memory 134.
- the program 140 may be stored in the memory 130 as software, and may include, for example, an operating system (OS) 142, middleware 144, or an application 146.
- OS operating system
- middleware middleware
- application application
- the input module 150 may receive a command or data to be used by other component (e.g., the processor 120) of the electronic device 101, from the outside (e.g., a user) of the electronic device 101.
- the input module 150 may include, for example, a microphone, a mouse, a keyboard, a key (e.g., a button), or a digital pen (e.g., a stylus pen).
- the sound output module 155 may output sound signals to the outside of the electronic device 101.
- the sound output module 155 may include, for example, a speaker or a receiver.
- the speaker may be used for general purposes, such as playing multimedia or playing record, and the receiver may be used for an incoming calls. According to an embodiment, the receiver may be implemented as separate from, or as part of the speaker.
- the display module 160 may visually provide information to the outside (e.g., a user) of the electronic device 101.
- the display module 160 may include, for example, a display, a hologram device, or a projector and control circuitry to control a corresponding one of the display, hologram device, and projector.
- the display module 160 may include touch sensor adapted to detect a touch, or a pressure sensor adapted to measure the intensity of force incurred by the touch.
- the audio module 170 may convert a sound into an electrical signal and vice versa. According to an embodiment, the audio module 170 may obtain the sound via the input module 150, or output the sound via the sound output module 155 or an external electronic device (e.g., the electronic device 102) (e.g., speaker of headphone) directly (e.g., wiredly) or wirelessly coupled with the electronic device 101.
- an external electronic device e.g., the electronic device 102
- the electronic device 102 e.g., speaker of headphone
- the sensor module 176 may detect an operational state (e.g., power or temperature) of the electronic device 101 or an environmental state (e.g., a state of a user) external to the electronic device 101, and then generate an electrical signal or data value corresponding to the detected state.
- the sensor module 176 may include, for example, a gesture sensor, a gyro sensor, an atmospheric pressure sensor, a magnetic sensor, an acceleration sensor, a grip sensor, a proximity sensor, a color sensor, an infrared (IR) sensor, a biometric sensor, a temperature sensor, a humidity sensor, or an illuminance sensor.
- the interface 177 may support one or more specified protocols to be used for the electronic device 101 to be coupled with the external electronic device (e.g., the electronic device 102) directly (e.g., wiredly) or wirelessly.
- the interface 177 may include, for example, a high definition multimedia interface (HDMI), a universal serial bus (USB) interface, a secure digital (SD) card interface, or an audio interface.
- HDMI high definition multimedia interface
- USB universal serial bus
- SD secure digital
- a connecting terminal 178 may include a connector via which the electronic device 101 may be physically connected with the external electronic device (e.g., the electronic device 102).
- the connecting terminal 178 may include, for example, a HDMI connector, a USB connector, a SD card connector, or an audio connector (e.g., a headphone connector).
- the haptic module 179 may convert an electrical signal into a mechanical stimulus (e.g., a vibration or a movement) or electrical stimulus which may be recognized by a user via his tactile sensation or kinesthetic sensation.
- the haptic module 179 may include, for example, a motor, a piezoelectric element, or an electric stimulator.
- the camera module 180 may capture a still image or moving images.
- the camera module 180 may include one or more lenses, image sensors, image signal processors, or flashes.
- the power management module 188 may manage power supplied to the electronic device 101.
- the power management module 188 may be implemented as at least part of, for example, a power management integrated circuit (PMIC).
- PMIC power management integrated circuit
- the battery 189 may supply power to at least one component of the electronic device 101.
- the battery 189 may include, for example, a primary cell which is not rechargeable, a secondary cell which is rechargeable, or a fuel cell.
- the communication module 190 may support establishing a direct (e.g., wired) communication channel or a wireless communication channel between the electronic device 101 and the external electronic device (e.g., the electronic device 102, the electronic device 104, or the server 108) and performing communication via the established communication channel.
- the communication module 190 may include one or more communication processors that are operable independently from the processor 120 (e.g., the application processor (AP)) and supports a direct (e.g., wired) communication or a wireless communication.
- AP application processor
- the communication module 190 may include a wireless communication module 192 (e.g., a cellular communication module, a short-range wireless communication module, or a global navigation satellite system (GNSS) communication module) or a wired communication module 194 (e.g., a local area network (LAN) communication module or a power line communication (PLC) module).
- a wireless communication module 192 e.g., a cellular communication module, a short-range wireless communication module, or a global navigation satellite system (GNSS) communication module
- GNSS global navigation satellite system
- wired communication module 194 e.g., a local area network (LAN) communication module or a power line communication (PLC) module.
- LAN local area network
- PLC power line communication
- the corresponding communication module from among the communication modules may communicate with the external electronic device via the first network 198 (e.g., a short-range communication network, such as Bluetooth TM , wireless-fidelity (WiFi) direct, or infrared data association (IrDA)) or the second network 199 (e.g., a long-range communication network, such as a legacy cellular network, 5G network, next generation communication network, the Internet, or a computer network (e.g., LAN or wide area network (WAN)).
- a short-range communication network such as Bluetooth TM , wireless-fidelity (WiFi) direct, or infrared data association (IrDA)
- the second network 199 e.g., a long-range communication network, such as a legacy cellular network, 5G network, next generation communication network, the Internet, or a computer network (e.g., LAN or wide area network (WAN)
- These various types of communication modules may be implemented as a single component (e.g., a single
- the wireless communication module 192 may identify or authenticate the electronic device 101 in a communication network, such as the first network 198 or the second network 199, using subscriber information (e.g., international mobile subscriber identity (IMSI)) stored in the subscriber identification module 196.
- subscriber information e.g., international mobile subscriber identity (IMSI)
- the wireless communication module 192 may support a 5G network and a next-generation communication technology, for example, a new radio (NR) access technology after a 4G network.
- the NR access technology may support high-speed transmission for high capacity data (enhanced mobile broadband; eMBB), terminal power minimizing and multiple terminal access (massive machine type communication; mMTC), or ultra-reliable and low-latency communications (URLLC).
- the wireless communication module 192 may support a high-frequency band (e.g., mmWave band) to achieve, for example, a higher data rate.
- a high-frequency band e.g., mmWave band
- the wireless communication module 192 may support various technologies, for example, beamforming, massive multiple-input and multiple-output (MIMO), Full-dimensional MIMO, an array antenna, analog beamforming, or a large-scale antenna, to secure performance in high frequency bands.
- the wireless communication module 192 may support various requirements defined in the electronic device 101, the external electronic device (e.g., the electronic device 104) or the network system (e.g., the second network 199).
- the wireless communication module 192 may support a peak data rate (e.g., 20Gbps or more) for eMBB realization, loss coverage (e.g., 164 dB or less) for mMTC realization, or U-plane latency (e.g., 0.5 ms or less, or the round trip of 1 ms or less in each of a downlink (DL) and an uplink (UL)) for URLCC realization.
- a peak data rate e.g., 20Gbps or more
- loss coverage e.g., 164 dB or less
- U-plane latency e.g., 0.5 ms or less, or the round trip of 1 ms or less in each of a downlink (DL) and an uplink (UL) for URLCC realization.
- the antenna module 197 may transmit or receive a signal or power to or from the outside (e.g., the external electronic device) of the electronic device 101.
- the antenna module 197 may include an antenna including a radiating element composed of a conductive material or a conductive pattern formed in or on a substrate (e.g., PCB).
- the antenna module 197 may include a plurality of antennas (e.g., an array antenna). In such a case, at least one antenna appropriate for a communication scheme used in the communication network, such as the first network 198 or the second network 199, may be selected, for example, by the communication module 190 from the plurality of antennas.
- the signal or the power may then be transmitted or received between the communication module 190 and the external electronic device via the selected at least one antenna.
- another component e.g., a radio frequency integrated circuit (RFIC)
- RFIC radio frequency integrated circuit
- the antenna module 197 may form an mmWave antenna module.
- the mmWave antenna module may include a printed circuit board, an RFIC disposed on a first surface (e.g., a bottom surface) of the printed circuit board, or disposed adjacent to the first surface to support the specific high frequency band (e.g., mmWave band), and a plurality of antennas (e.g., an array antenna) disposed on a second surface (e.g., a top surface or a side surface) of the printed circuit board or disposed adjacent to the second surface to transmit or receive a signal having the specified high frequency band.
- a first surface e.g., a bottom surface
- the specific high frequency band e.g., mmWave band
- a plurality of antennas e.g., an array antenna
- At least some of the above-described components may be coupled mutually and communicate signals (e.g., commands or data) therebetween via an inter-peripheral communication scheme (e.g., a bus, general purpose input and output (GPIO), serial peripheral interface (SPI), or mobile industry processor interface (MIPI)).
- an inter-peripheral communication scheme e.g., a bus, general purpose input and output (GPIO), serial peripheral interface (SPI), or mobile industry processor interface (MIPI)
- commands or data may be transmitted or received between the electronic device 101 and the external electronic device 104 via the server 108 coupled with the second network 199.
- Each of the external electronic devices 102 or 104 may be a device of a same type as, or a different type, from the electronic device 101.
- all or some of operations to be executed at the electronic device 101 may be executed at one or more of the external electronic devices 102, 104, or 108.
- the electronic device 101 instead of, or in addition to, executing the function or the service, may request the one or more external electronic devices to perform at least part of the function or the service.
- the one or more external electronic devices receiving the request may perform the at least part of the function or the service requested, or an additional function or an additional service related to the request, and transfer an outcome of the performing to the electronic device 101.
- the electronic device 101 may provide the outcome, with or without further processing of the outcome, as at least part of a reply to the request.
- a cloud computing, distributed computing, mobile edge computing (MEC), or client-server computing technology may be used, for example.
- the electronic device 101 may provide an ultra-latency service by using, for example, distributed computing or mobile edge computing.
- the external electronic device 104 may include the Internet of things (IoT).
- the server 108 may be an artificial server using machine learning and/or a neural network.
- the external electronic device 104 or the server 108 may be included in the second network 199.
- the electronic device 101 may be applied to an artificial intelligence service (e.g., a smart home, a smart city, a smart car, or healthcare service) based on the 5G communication technology and the IoT-related technology.
- an artificial intelligence service e.g., a smart home, a smart city, a smart car, or healthcare service
- the electronic device may be one of various types of electronic devices.
- the electronic devices may include, for example, a portable communication device (e.g., a smartphone), a computer device, a portable multimedia device, a portable medical device, a camera, a wearable device, or a home appliance. According to an embodiment of the disclosure, the electronic devices are not limited to those described above.
- each of such phrases as “A or B,” “at least one of A and B,” “at least one of A or B,” “A, B, or C,” “at least one of A, B, and C,” and “at least one of A, B, or C,” may include any one of, or all possible combinations of the items enumerated together in a corresponding one of the phrases.
- such terms as “1 st “ and “2 nd ,” or “first” and “second” may be used to simply distinguish a corresponding component from another, and does not limit the components in other aspect (e.g., importance or order).
- an element e.g., a first element
- the element may be coupled with the other element directly (e.g., wiredly), wirelessly, or via a third element.
- module may include a unit implemented in hardware, software, or firmware, and may interchangeably be used with other terms, for example, “logic,” “logic block,” “part,” or “circuitry”.
- a module may be a single integral component, or a minimum unit or part thereof, adapted to perform one or more functions.
- the module may be implemented in a form of an application-specific integrated circuit (ASIC).
- ASIC application-specific integrated circuit
- Various embodiments as set forth herein may be implemented as software (e.g., the program 140) including one or more instructions that are stored in a storage medium (e.g., internal memory 136 or external memory 138) that is readable by a machine (e.g., the electronic device 101).
- a processor e.g., the processor 120
- the machine e.g., the electronic device 101
- the one or more instructions may include a code generated by a compiler or a code executable by an interpreter.
- the machine-readable storage medium may be provided in the form of a non-transitory storage medium.
- non-transitory simply means that the storage medium is a tangible device, and does not include a signal (e.g., an electromagnetic wave), but this term does not differentiate between where data is semi-permanently stored in the storage medium and where the data is temporarily stored in the storage medium.
- a method may be included and provided in a computer program product.
- the computer program product may be traded as a product between a seller and a buyer.
- the computer program product may be distributed in the form of a machine-readable storage medium (e.g., compact disc read only memory (CD-ROM)), or be distributed (e.g., downloaded or uploaded) online via an application store (e.g., PlayStore TM ), or between two user devices (e.g., smart phones) directly. If distributed online, at least part of the computer program product may be temporarily generated or at least temporarily stored in the machine-readable storage medium, such as memory of the manufacturer's server, a server of the application store, or a relay server.
- CD-ROM compact disc read only memory
- an application store e.g., PlayStore TM
- two user devices e.g., smart phones
- each component e.g., a module or a program of the above-described components may include a single entity or multiple entities and some of multiple entities may be separately disposed on the other components.
- one or more of the above-described components may be omitted, or one or more other components may be added.
- a plurality of components e.g., modules or programs
- the integrated component may still perform one or more functions of each of the plurality of components in the same or similar manner as they are performed by a corresponding one of the plurality of components before the integration.
- operations performed by the module, the program, or another component may be carried out sequentially, in parallel, repeatedly, or heuristically, or one or more of the operations may be executed in a different order or omitted, or one or more other operations may be added.
- FIG. 2 is a block diagram 200 of a display module 160, according to various embodiments.
- the display module 160 may include a display 210 and a display deriver IC (DDI) 230 to control the display 210.
- the DDI 230 may include an interface module 231, a memory 233 (e.g., a buffer memory), an image processing module 235, or a mapping module 237.
- the DDI 230 may receive image information including, for example, image data or an image control signal corresponding to a command for controlling image data, from another component of the electronic device 101 through the interface module 231.
- the image information may be received from the processor 120 (e.g., the main processor 121) (e.g., an application processor) or the auxiliary processor 123 (e.g., the graphic processing device) operated independently from the function of the main processor 121).
- the DDI 230 may make communication with a touch circuit 250 or the sensor module 176 through the interface module 231.
- the DDI 230 may store at least some of the received image information in the memory 233, for example, in a unit of a frame.
- the image processing module 235 may perform pretreatment or post-treatment (e.g., adjusting a resolution, a brightness, or a size), with respect to, for example, at least some of the image data based at least on the characteristic of the image data or the characteristic of the display 210.
- the mapping module 237 may generate a voltage value or a current value corresponding to the image data subject to the pretreatment or the post-treatment through the image processing module 135.
- the voltage value and the current value may be generated based at least partially on attributes (e.g., the array (RGB stripe or pentile structure) of pixels of the display 210 or the size of each sub-pixel).
- At least some pixels of the display 210 may be driven based at least partially on, for example, the voltage value or the current value, such that visual information (e.g., a text, an image, or an icon) corresponding to the image data is displayed through the display 210.
- visual information e.g., a text, an image, or an icon
- the display module 160 may further include the touch circuit 250.
- the touch circuit 250 may include a touch sensor 251 and a touch sensor IC 253 for controlling the touch sensor 251.
- the touch sensor IC 253 may control the touch sensor 251 to sense the touch input or the hovering input to a specified position of the display 210.
- the touch sensor IC 253 may sense a touch input or a hovering input by measuring the change in the signal (e.g., a voltage, a light quantity, a resistance, or a charge amount) at a specific position of the display 210.
- the touch sensor IC 253 may provide, to the processor 120, information (e.g., a position, an area, pressure, or a time) on the sensed touch input or hovering input.
- information e.g., a position, an area, pressure, or a time
- at least a portion (e.g., the touch sensor IC 253) of the touch circuit 250 may be included in a portion of the display driver IC 230 or the display 210, or a portion of another component (e.g., the auxiliary processor 123) disposed outside the display module 160.
- the display module 160 may further include at least one sensor (e.g., a fingerprint sensor, an iris sensor, a pressure sensor, or an illuminance sensor) of the sensor module 176 or a control circuit for the at least one sensor.
- the at least one sensor or the control circuit for the at least one sensor may be embedded in a portion (e.g., the display 210 or the DDI 230) of the display module 160 or a portion of the touch circuit 250.
- the sensor module 176 embedded in the display module 160 includes a biometric sensor (e.g., a fingerprint sensor)
- the biometric sensor may obtain biometric information (e.g., a fingerprint image) associated with a touch input through a partial area of the display 210.
- the pressure sensor may obtain input information associated with the touch input through a partial area or the whole area of the display 210.
- the touch sensor 251 or the sensor module 176 may be disposed between pixels provided in a pixel layer of the display 210 or disposed on or under the pixel.
- FIGS. 3 and 4 an electronic device will be described with reference to FIGS. 3 and 4 , according to an embodiment.
- FIG. 3 is a block diagram illustrating a plurality of pixels of a display of an electronic device, according to an embodiment.
- FIG. 4 is a block diagram illustrating the configuration of one sub-pixel of an electronic device, according to an embodiment. The same components as those of the above described embodiment will be assigned with the same reference numerals.
- the electronic device may include the processor 120, the display driving circuit 230 (e.g., the display driver IC 230 of FIG. 2 ), and the display 210.
- the display driving circuit 230 e.g., the display driver IC 230 of FIG. 2
- the display 210 may include a plurality of pixels 340 arranged in the form of a matrix.
- each pixel 340 may include a plurality of sub-pixels 341, 342, and 342.
- one pixel 340 included in the display 210 may include three types of sub-pixels including the red (R) sub-pixel 341, the green (G) sub-pixel 342, and the blue (B) sub-pixel 343.
- R, G, and B sub-pixels may form one unit pixel 340 of the display 210.
- each pixel 340 may be implemented with four types of sub-pixels of R, G, B, and W sub-pixels, which are different from those of FIG. 3 .
- various numbers of sub-pixels may constitute one pixel.
- the R sub-pixel 341 may include an R light emitting element and a driving circuit to drive the R light emitting element
- the G sub-pixel 342 may include a G light emitting element and a driving circuit to drive the G light emitting element
- the B sub-pixel 343 may include a B light emitting element and a driving circuit to drive the B light emitting element.
- FIG. 4 illustrates the R sub-pixel 341 by way of example, the G sub-pixel 342 and the B sub-pixel 343 may have the same configuration.
- the R sub-pixel 341 may include a light emitting element 430 and a driving circuit 400 to drive the light emitting element 430.
- the light emitting element 430 may be electrically connected to a first circuit block 410 and a second circuit block 420, and may emit light based on a driving current provided from the first circuit block 410 and the second circuit block 420.
- the light emitting element 430 may constitute the R sub-pixel 341 of the display 210 and may be the R light emitting element to emit red light.
- the light emitting element constituting the G sub-pixel 342 may be a G light emitting element that emits green light
- the light emitting element constituting the B sub-pixel 343 may be the Blight emitting element that emits blue light.
- the type of the sub-pixel may be determined depending on the type of the light emitting element.
- the driving circuit 400 to drive each light emitting element may be present for each sub-pixel.
- the light emitting element 430 may be an inorganic light emitting element manufactured by using an inorganic material, which is different from an organic light emitting diode (OLED) manufactured by using the organic material, and may be a micro-light emitting diode (u-LED)
- the micro-light emitting diode ( ⁇ -LED) may refer to an ultra-small inorganic light emitting element of 100 micrometers ( ⁇ m) or less, which self-emits light without a backlight or a color filter.
- the light emitting element 430 is not limited to the ⁇ -LED.
- the light emitting element 430 may emit light depending on a driving current provided by the first circuit block 410 and the second circuit block 420. Specifically, the light emitting element 430 may emit light with different brightness, depending on the amplitude or pulse width of the driving current provided by the first circuit block 410 and the second circuit block 420. In this case, the pulse width of the driving current may be expressed as the duty ratio of the driving current or the driving time (duration) of the driving current.
- the light emitting element 430 may emit light with higher brightness.
- the pulse width that is, as the duty ratio is increased, or the duration is increased
- the light emitting element 430 may emit light with the higher brightness.
- the driving circuit 400 including the first circuit block 410 and the second circuit block 420 may drive the light emitting element 430.
- the first circuit block 410 may be a pulse width modulation (PWM) block
- the second circuit block 420 may be a constant current generator (CCG) block.
- the first circuit block 410 may control the pulse width of the driving current for driving the light emitting element 430 by receiving a PWM data voltage from a data driver 320
- the second circuit block 420 may control the amplitude of the driving current.
- the driving circuit 400 may control the pulse width and the amplitude of the driving current for driving the light emitting element 430 to express various grayscale levels in units of sub-pixels.
- each sub-pixel is formed in units of the light emitting element 430.
- the driving circuit 400 may drive the light emitting element 430 to express various grayscale levels in units of sub-pixels. The method for driving the light emitting element 430 will be described in detail thereafter.
- the display driving circuit 230 may include at least one gate driver 330 to drive the plurality of pixels 340 of the display 210, which are arranged in the form of a matrix, in units of horizontal lines (or the row line), and the data driver 320 provides a data voltage (e.g., a PWM data voltage) to each pixel 340 or the sub-pixels 341, 342, and 343.
- a data voltage e.g., a PWM data voltage
- the display 210 may be provided such that gate lines G1 to Gn cross data lines D1 to Dm, and the first circuit block 410 and the second circuit block 420 may be positioned at the crossing region such that the first circuit block 410 and the second circuit block 420 are connected to the gate line and the data line.
- the display driving circuit 230 may drive the display 210 (in more detail, a plurality of driving circuits 400) under the control of the processor 120, and may include a timing controller 310, the data driver 320, and the gate driver 330.
- the timing controller 310 may receive an input signal IS, a horizontal synchronization signal (Hsync), a vertical synchronization signal (Vsync), and a main clock signal (MCLK) from the outside to generate an image data signal, a scan control signal, a data control signal, and/or a light emitting control signal and may provide the generated signals to the display 210, the data driver 320, and/or the gate driver 330.
- a horizontal synchronization signal Hsync
- Vsync vertical synchronization signal
- MCLK main clock signal
- the timing controller 310 may apply at least one of various signals (e.g., EM, Sweep, or SCCG) to the first circuit block 410 and the second circuit block 420.
- various signals e.g., EM, Sweep, or SCCG
- a control signal for selecting one sub-pixel of the R, G, and B sub-pixels 341, 342, and 343 may be applied to the first circuit block 410 and/or the second circuit block 420.
- the data driver 320 (or the source driver) serving as a unit to generate a data signal may receive image data of R/G/B components from the processor 120 to generate the data voltage (for example, the PWM data voltage). In addition, the data driver 320 may apply the generated data signal to the display 210.
- the gate driver 330 serving as a unit to generate various control signals (e.g., EM, Sweep, or SCCG) may transmit various control signals to a specific row (or a specific horizontal line) of the display 210 or may transmit various control signals to whole lines.
- the gate driver 330 may apply a driving voltage VDD to a driving voltage terminal of the driving circuit 400, according to an embodiment.
- the processor 120 may control the whole operation of the display module.
- the processor 120 may control the display driving circuit 230 to drive the display 210.
- the processor 120 may be implemented with at least one of a central processing unit (CPU), a microcontroller, an application processor (AP), a communication processor (CP), or an ARM processor.
- FIG. 5 is a circuit diagram corresponding to one sub-pixel included in a display of an electronic device according to an embodiment.
- FIG. 6 is a view illustrating various signals for driving the circuit of FIG. 5 by an electronic device, according to an embodiment.
- the same components as those of the above described embodiment will be assigned with the same reference numerals, and the duplication thereof will be omitted.
- one sub-pixel may include the light emitting element 430 and the driving circuit 400 to drive the light emitting element 430.
- the display 210 may include the light emitting element 430 and the driving circuit 400 of the light emitting element 430 with respect to each sub-pixel, as illustrated in FIG. 5 .
- the light emitting element 430 may be a light emitting element having any one of R, G, and B.
- the first circuit block 410 may be the PWM block.
- the first circuit block 410 may include a first transistor 511 having a source terminal connected to the terminal of the driving voltage VDD terminal and a drain terminal connected to a drain terminal of a second transistor 512 and a source terminal of a third transistor 513 in common, the second transistor 512 having a source terminal to receive a data signal Sig_pwm[n] and the drain terminal connected to the drain terminal of the first transistor 511 and the source terminal of the third transistor 513, the third transistor 513 having the source terminal connected to the drain terminal of the first transistor 511 and the drain terminal of the second transistor 512 in common, and a drain terminal connected to a drain terminal of a fourth transistor 514 and a source terminal of a fifth transistor 515 in common, the fourth transistor 514 interposed between the gate terminal and the drain terminal of the third transistor 513, and a first capacitor 517 having one terminal to receive a control signal Sweep[n], and an opposite terminal connected to the source terminal of a
- the second circuit block 420 may be the CCG block.
- the second circuit block 420 may include a seventh transistor 521 having a source terminal connected to a drain terminal of a ninth transistor 523 and a drain terminal connected to the light emitting element 430, an eighth transistor 522 having a gate terminal to receive the control signal SCCG and a drain terminal interposed between the drain terminal of the fifth transistor 515 and the gate terminal of the seventh transistor 521 in common, and the ninth transistor 523 having a source terminal connected to the driving voltage VDD terminal and a drain terminal connected to a source terminal of the seventh transistor 521.
- the transistors 511, 512, 513, 514, 515, 516, 521, 522, and 523 included in the driving circuit of the sub-pixel are implemented with P-channel Metal Oxide Semiconductor Field Effect Transistors (PMOSFET).
- PMOSFET P-channel Metal Oxide Semiconductor Field Effect Transistors
- an embodiment is not limited thereto. According to an embodiment, even a driving circuit in which transistors are implemented with N-channel Metal Oxide Semiconductor Field Effect Transistors (NMOSFET) may be implemented to perform the same operation as that of the above-described driving circuit. Alternatively, according to an embodiment, even a driving circuit, in which the transistors are implemented with the mixture of PMOSFETs and NMOSFETs, may be implemented to perform the same operation as that of the above-described driving circuit.
- NMOSFET N-channel Metal Oxide Semiconductor Field Effect Transistors
- the driving circuit including the NMOSFET may perform the same operation as that of the driving circuit of FIG. 5 except for the difference (e.g., the difference in connection relationship between the devices and the difference in polarity between various signals applied) made due to the difference in type between transistors.
- the difference e.g., the difference in connection relationship between the devices and the difference in polarity between various signals applied
- Those skilled in the art may easily understand the operation of the driving circuit implemented with the NMOSET through the description provided based on the PMOSFET. Accordingly, the details thereof will be omitted to avoid redundancy.
- FIG. 6 is a view illustrating various signals applied to the driving circuit 400 of FIG. 5 over time.
- various signals of FIG. 6 may be applied to the display driving circuit (e.g., the display driving circuit 230 of FIG. 3 ) under the control of the processor (e.g., the processor 120 of FIG. 4 ).
- the driving circuit 400 of one sub-pixel may be driven in order of a first duration 610 serving as a first initialization duration, a second duration 620 serving as a second initialization duration, a third duration 630 serving as a compensating duration and a data voltage applying duration, a fourth duration 640 serving as a light emitting duration, a fifth duration 650 serving as a re-initialization duration, and a sixth duration 660 serving as a re-light emitting duration, to display one frame.
- a first duration 610 serving as a first initialization duration
- a second duration 620 serving as a second initialization duration
- a third duration 630 serving as a compensating duration and a data voltage applying duration
- a fourth duration 640 serving as a light emitting duration
- a fifth duration 650 serving as a re-initialization duration
- a sixth duration 660 serving as a re-light emitting duration
- the first duration 610 may be a duration for initializing a gate node 'A' of the seventh transistor 521.
- the control signal EM[n] may have a high voltage. Therefore, the first transistor 511, the fifth transistor 515, and the ninth transistor 523 receiving the control signal EM[n] through the gate terminal may be turned off, and a current flowing from the terminal of the driving voltage VDD to the seventh transistor 521 may be blocked.
- the processor 120 may turn on the eighth transistor 522 and apply a bias to the seventh transistor 521 for a specific duration by changing the control signal SCCG to have a low voltage, thereby improving image quality degradation resulting from the bias condition of a previous frame of the seventh transistor 521 for the first duration 610.
- the processor 120 may adjust the time for applying the bias by adjusting the time in which the control signal SCCG has a low voltage.
- the processor 120 may reduce the shift difference of the threshold voltage of the seventh transistor 521, which is performed as the previous frame is driven, by applying the bias to the seventh transistor 521.
- the processor 120 may turn on the eighth transistor 522 by maintaining the control signal SCCG to have a low voltage, in the state that the light emitting path is blocked by maintaining the control signal EM[n] to have a high voltage for the first duration 610. Accordingly, the processor 120 may initialize the gate terminal 'A' of the seventh transistor 521 and turn on the seventh transistor 521. The initialization voltage of the gate terminal 'A' of the seventh transistor 521 may be determined by a control signal VINT.
- the gate node 'A' of the seventh transistor 521 may be maintained to be initialized.
- the high voltage of the control signal EM[n] and the low voltage of the control signal SCCG may be maintained during the second duration 620, and the third duration 630 and until the first duration 610.
- the second duration 620 may be a duration for initializing a gate terminal ⁇ B' of the third transistor 513.
- the processor 120 may change a control signal GI to have the low voltage for the second duration 620.
- the sixth transistor 516 that receives the control signal GI through the gate terminal may be turned on, the gate voltage ⁇ B' of the third transistor 513 may be initialized, and the third transistor 513 may be changed to be turned on.
- the initialization voltage of the gate terminal ⁇ B' of the third transistor 513 may be determined by the control signal VINT. Since the control signal EM[n] is maintained to have the high voltage for the second duration 620, the flow of the current from the terminal of the driving voltage VDD to the third transistor 513 may be blocked by the first transistor 511.
- the third duration 630 may be a compensating duration for the threshold voltage of the third transistor 513 and a duration for inputting a data voltage.
- the processor 120 may change the control signal GW to have a low voltage for the third duration 630. Accordingly, the second transistor 512 and the fourth transistor 514 to receive the control signal GW through the gate terminals may be changed to be turned on.
- the control signal GW is a signal for selecting a data signal for each gate line. Accordingly, whether to change the control signal to be low voltage for lines may be varied depending on images to be output.
- a data signal Sig_pmw[n] including grayscale data that controls a time for emitting light from the light emitting element 430 may be input to the source terminal of the second transistor 512, and stored in the first capacitor 517 having one terminal connected to the gate terminal 'B' of the third transistor 513 through the third transistor 513 and the fourth transistor 514.
- the first capacitor 517 may store a voltage of the gate terminal ⁇ B' of the third transistor 513 for one frame.
- the distribution of the threshold voltage of the third transistor 513 may be compensated.
- the data signal Sig_pwm[n] may include a compensation value that compensates for the distribution of the threshold voltage of the seventh transistor 521 and the distribution of LED brightness formed in an optical compensation scheme.
- the compensation value for a device characteristic of the seventh transistor 521 which is an output transistor of the second circuit block 420 is reflected in the data signal Sig_pmw[n]. Accordingly, even if the same data is input for each data line of the display panel, a different voltage value may be input for each data line depending on the compensation values.
- the fourth duration 640 may be a light emitting duration.
- the processor 120 may change the control signal EM to have a low voltage for the fourth duration 640. Accordingly, the first transistor 511, the fifth transistor 515, and the ninth transistor 523 may be turned on. Accordingly, a current flows from the terminal of the driving voltage VDD to the ninth transistor 523, the seventh transistor 521, the light emitting element 430, and the terminal of a ground voltage VSS to emit light from the light emitting element 430.
- the control signal EM may turn on/off a light emitting path to control light emission/non-emission of the driving circuit 400.
- the processor 120 may input the control signal Sweep having a waveform having a slope to one terminal of the first capacitor 517.
- the voltage of the gate terminal 'B' of the third transistor 513 is coupled and changed as the grayscale data stored in the first capacitor 517 and the change of the input control signal Sweep. Accordingly, the third transistor 513 may be gradually turned on depending on the potential of the control signal Sweep.
- the third transistor 513 As the third transistor 513 is changed to be turned on, a current flowing through the third transistor 513 is gradually increased, and the gate terminal of the seventh transistor 521 may be changed from a low voltage to a high voltage. Accordingly, after a specific period of time, the seventh transistor 521 turned on may be turned off. When the seventh transistor 521 is turned off, the light emitting element 430 may be stopped to emit light.
- the time for turning off the seventh transistor 521 may be adjusted depending on the data signal Sig_pmw[n] stored in the gate terminal ⁇ B' of the third transistor 513.
- the PWM may be driven to adjust the grayscale.
- the fifth duration 650 may be a duration for re-initializing the seventh transistor 521.
- the processor 120 may turn off the first transistor 511, the third transistor 513, the fifth transistor 515, and the ninth transistor 523 by changing the control signal EM and the control signal Sweep to have a high voltage for the fifth duration 650.
- the processor 120 may change the control signal SCCG to have the low voltage for the fifth duration 650 to change the eighth transistor S522 to be turned on.
- the seventh transistor 521 is re-initialized to change the seventh transistor 521 to be turned on.
- the sixth duration 660 may be a duration for re-initializing the light emitting element 430.
- the processor 120 may change the control signal SCCG to have a high voltage, such that the eighth transistor 522 is turned off, and change the control signal EM to have a low voltage such that the first transistor 511, the fifth transistor 515, and the ninth transistor 523 are turned on to emit light from the light emitting element 430.
- the processor 120 may change the third transistor 513 to be turned on by changing the control signal Sweep from the high voltage to the low voltage again for the sixth duration 660.
- the processor 120 may change the seventh transistor 521, which is turned on, to be turned off by using the grayscale data voltage stored in the first capacitor 517, thereby controlling the time for which a current is allowed to flow through the seventh transistor 521 again.
- the processor 120 may perform duty driving by repeating the initialization and the PWM driving of the seventh transistor 521 for one frame.
- FIG. 6 illustrates that the seventh transistor 521 is initialized twice during one frame, the seventh transistor 521 may be initialized at least three times according to an embodiment, and may be driven in various duty cycles.
- the pixel circuit structure includes a separate transistor (e.g., the eighth transistor 522 of FIG. 5 ) and the SCCG wire to apply the bias to the output transistor (e.g., the seventh transistor 521 of FIG. 5 ) of the CCG circuit block, thereby initializing the output transistor of the CCG circuit block at least twice per one frame.
- duty driving of repeating light emission or non-light emission several times in one frame may be provided by inputting the grayscale data once and using the grayscale data stored in a capacitor.
- the time for applying the bias of the output transistor of the CCG circuit block may be adjusted by adjusting the time for applying the low voltage of the control signal SCCG through the separate transistor and the SCCG wire, thereby improving the deterioration of the image quality caused by hysteresis.
- the display driving circuit or the processor may reflect the compensation value to the data signal Sig_pwm through an arithmetic operation, based on the characteristic distribution compensation data of the output transistor of the CCG circuit block, which is stored in an internal memory or an external memory of the display driving circuit, when the output transistor (e.g., the seventh transistor 521 of FIG. 5 ) of the CCG circuit block has no internal compensating circuit. Accordingly, the pixel circuit structure may be simplified. Accordingly, the pixel circuit structure applicable to a high resolution display and/or a middle/small display may be provided.
- FIG. 7 is a circuit diagram corresponding to one sub-pixel included in a display of an electronic device, according to an embodiment.
- FIG. 8 is a view illustrating various signals for driving the circuit of FIG. 7 by an electronic device, according to an embodiment.
- the same components as those of the above described embodiment will be assigned with the same reference numerals, and the duplication thereof will be omitted.
- one sub-pixel may include the first circuit block 410, a second circuit block 710, and the light emitting element 430.
- the description about the first circuit block 410 and the light emitting element 430 will be the same as the description about the embodiment of FIG. 5 .
- the following description will be made while focusing on the second circuit block 710 which makes a difference from the circuit structure according to an embodiment of FIG. 5 .
- the second circuit block 710 may be a CCG block.
- the second circuit block 710 includes a seventh transistor 711 which is an output transistor, an eighth transistor 712 connected to the gate terminal of the seventh transistor 711, and a ninth transistor 713 connected to the source terminal of the seventh transistor 711, which is the same as an embodiment of FIG. 5 .
- the source terminal of the eighth transistor 712 may be connected to a separate input terminal to input the compensation signal Sig_ccg[n] instead of the input terminal of the control signal vint, which is different from the embodiment of FIG. 5 .
- the line (not illustrated) to input the compensation signal Sig_ccg[n] may be formed in a vertical direction which is similar to a data line.
- FIG. 8 is a view illustrating various signals applied to the driving circuit 400 of FIG. 7 over time.
- the various signals of FIG. 8 may be applied to the driving circuit 400 by the display driving circuit (e.g., the display driving circuit 230 of FIG. 3 ) under the control of the processor (e.g., the processor 120 of FIG. 4 ).
- the description concerning the first duration 610, which is the first initialization duration of FIG. 8 , the second duration 620 of the second initialization duration, the third duration 630 which is the data voltage input duration, the fourth duration 640 which is the light emitting duration, the fifth duration 650 which is the re-initialization duration, the sixth duration 660 which is the re-light emitting duration, is the same as the description provided for the FIG. 6 embodiment.
- compensation durations 670 and 680 may be added to compensate for the device characteristic of the seventh transistor 711 before the light emitting duration 640 and the re-light emitting duration 660.
- the processor 120 may input the compensation signal Sig_ccg[n] to the source terminal of the eighth transistor 712 for the compensation durations 670 and 680.
- the electronic device 101 may store the compensation data for the specific distribution of the seventh transistor 711 in the internal memory or the external memory of the display driving circuit 230.
- the processor 120 may input the compensation signal Sig_ccg[n] having the compensation value for the characteristic distribution of the seventh transistor 711, which is reflected in the compensation signal Sig_ccg[n], to the source terminal of the eighth transistor 712, for the compensation durations 670 and 680.
- the control signal SCCG is in a low voltage state for the compensation durations 670 and 680. Accordingly, the eighth transistor 712 is turned on, and the compensation signal Sig_ccg[n] may be input to the gate terminal of the seventh transistor 711 through the eighth transistor 712. When the compensation value of the seventh transistor 711 is reflected for the compensation durations 670 and 680, the data signal Sig_pwm may not reflect the compensation value of the seventh transistor 711.
- the display pixel circuit has a structure that reflects the compensation value to the gate terminal of the seventh transistor 711 whenever light is emitted, by adding an additional input line for the compensation signal Sig_ccg[n] to compensate for the device characteristic of the seventh transistor 711 which is the output transistor of the CCG circuit block. Accordingly, the reflection of the compensation value may be advanced, and the issue related to the wavelength shift may be improved. Accordingly, in addition, the processor 120 may apply a different voltage to each pixel through the line for the compensation signal Sig_ccg[n], and adjust the voltage of the compensation signal Sig_ccg[n], thereby adjusting the pulse size (pulse height) of the current flowing through the seventh transistor 711.
- FIG. 9 is a circuit diagram corresponding to one sub-pixel included in a display of an electronic device, according to an embodiment.
- FIG. 10 is a view illustrating the difference in light emitting time due to a pixel circuit structure of a display of an electronic device, according to an embodiment.
- the same components as those of the above described embodiment will be assigned with the same reference numerals, and the duplication thereof will be omitted.
- one sub-pixel may include the first circuit block 410, a second circuit block 910, and the light emitting element 430.
- the description about the first circuit block 410 and the light emitting element 430 may be the same as those according to an embodiment of FIG. 5 .
- the following description will be made while focusing on the second circuit block 910 having the difference from the circuit structure according to an embodiment of FIG. 5 .
- the second circuit block 910 may be a CCG circuit block.
- the output transistors in the CCG circuit block were all PMOSFETs.
- a seventh transistor 911 which is an output transistor of the second circuit block 910 may be an NMOSFET.
- the second circuit block 910 includes an eighth transistor 912 connected to the gate terminal of the seventh transistor 911, and a ninth transistor 913 connected to the source terminal of the seventh transistor 911, which is the same as an embodiment of FIG. 5 .
- the source terminal of the eighth transistor 912 may be connected to an input terminal of the data signal Sig_pwm instead of the input terminal of the control signal VINT, which is different from the embodiment of FIG. 5 .
- the light emitting element 430 may be connected to the source terminal of the ninth transistor 913 instead of the drain terminal of the seventh transistor 911.
- a first drawing 1010 of FIG. 10 is a view illustrating various input signals and a light emitting time of a light emitting element in the circuit structure of FIG. 5 in which the output transistor of the CCG block is the PMOSFET.
- a second drawing 1020 of FIG. 10 is a view illustrating various input signals and a light emitting time of a light emitting element in the circuit structure of FIG. 9 in which the output transistor of the CCG block is the MMOSFET. The following description will be made while focusing on the difference in the type of the output transistor of the CCG block.
- the source terminal of the eighth transistor 522 is connected to the input terminal of the control signal VINT. Accordingly, as the control signal SCCG[n] is changed to have the low voltage, the eighth transistor 522 is turned on. In this case, the low voltage is applied to the gate terminal of the seventh transistor 521 such that the seventh transistor 521 is turned on.
- the control signal EM[n] is changed to have the low voltage
- the first transistor 511, the fifth transistor 515, and the ninth transistor 523 are turned on, and the light emitting path is formed.
- the light emitting element 430 may emit light.
- the voltage of the gate terminal ⁇ B' of the third transistor 513 is coupled depending on the change in potential of the control signal Sweep, so the third transistor 513 is gradually turned on.
- the gate terminal 'A' of the seventh transistor 521 is changed from the low voltage to the high voltage. Accordingly, the seventh transistor 521 turned on may be changed to be turned off.
- the light emitting element 430 may maintain light emitted until the seventh transistor 521 is changed to be turned off. When the seventh transistor 521 is changed to be turned off, the light emission may be stopped.
- the seventh transistor 911 may be initialized to a turn-off voltage. Accordingly, although the control signal EM[n] is changed to the low voltage, the first transistor 511, the fifth transistor 515, and the ninth transistor 913 are turned on, the seventh transistor 911 is turned off. Accordingly, the light emitting element 430 may not emit light. However, the voltage of the gate terminal ⁇ B' of the third transistor 513 is coupled depending on the change in potential of the control signal Sweep, so the third transistor 513 is gradually turned on as the third transistor 513 turned off is changed to be turned on.
- the seventh transistor 911 When the seventh transistor 911 is turned on, the light emitting element 430 may start to emit light and the control signal EM[n] is changed to the high voltage. As the re-initialization duration of the seventh transistor 911 is started the light emission is stopped.
- the output transistor of the PMOSEFT is initialized to be turned on, and is gradually changed to be turned off depending on the change in potential of the control signal Sweep. Accordingly, it is difficult to express black and low grayscale levels.
- the output transistor in the CCG circuit block includes an NMOSFET, the output transistor is initialized to be turned off, and is gradually turned on depending on the change in potential of the control signal Sweep. Accordingly, it is easy to implement low grayscale level and low brightness.
- an electronic device may include a sub-pixel including a first circuit block, a second circuit block, and a light emitting element to emit light based on a driving current provided from the first circuit block and the second circuit block, a display panel including a plurality of pixels including the sub-pixel, a display driving circuit electrically connected to the display panel, and a processor electrically connected to the display driving circuit.
- the display driving circuit may store grayscale data for one frame in a first gate terminal of a first output transistor in the first circuit block, input, into the first gate terminal of the first output transistor, a control signal having potential changed over time, change a voltage of a second gate terminal of a second output transistor in the second circuit block, as the first output transistor receives the control signal, control a time for emitting light from the light emitting element, by adjusting a time in which the second output transistor is turned on and control the second gate terminal at least twice, by applying an initialization voltage to the second gate terminal at least twice during one frame through a second initialization transistor connected to the second gate terminal.
- the display driving circuit may control the light emitting element to emit light at least twice, for one frame based on the grayscale data for the one frame.
- the display driving circuit may control a time for applying a bias of the second output transistor by adjusting the time in which the second initialization transistor is turned on.
- the display driving circuit may reflect a compensation value for a device characteristic of the second output transistor in the grayscale data.
- the information about the device characteristic of the second output transistor may be stored in a memory of the electronic device.
- an initialization duration of the first output transistor may not be equal to an initialization duration of the second output transistor for the one frame.
- the display driving circuit may input a first initialization signal to a gate terminal of a first initialization transistor to initialize the first output transistor, independently from a second initialization signal input to a gate terminal of the second initialization transistor.
- the display driving circuit may compensate for a device characteristic of the first output transistor by using a compensation transistor connected between the first gate terminal of the first output transistor and a drain terminal of the first output transistor.
- the second output transistor may be a P-channel Metal Oxide Semiconductor Field Effect Transistor (PMOSFET), and the display driving circuit may initialize the second output transistor such that the second output transistor is turned on, before the light is emitted from the light emitting element.
- PMOSFET Metal Oxide Semiconductor Field Effect Transistor
- the second output transistor may be a N-channel Metal Oxide Semiconductor Field Effect Transistor (NMOSFET), and the display driving circuit may initialize the second output transistor, such that the second output transistor is turned off, before the light is emitted from the light emitting element.
- NMOSFET Metal Oxide Semiconductor Field Effect Transistor
- a method for driving a display of an electronic device including the display may include storing grayscale data for one frame in a first gate terminal of a first output transistor in a first circuit block included in a sub-pixel of the display, through a display driving circuit of the electronic device, inputting, into the first gate terminal of the first output transistor, a control signal having potential changed over time, changing a voltage of a second gate terminal of a second output transistor in a second circuit block included in the sub-pixel, as the first output transistor receives the control signal, controlling a time for emitting light of the light emitting element included in the sub-pixel, by adjusting a time in which the second output transistor is turned on, and controlling the second gate terminal at least twice, by applying an initialization voltage to the second gate terminal at least twice during one frame through a second initialization transistor connected to the second gate terminal.
- the light emitting element may be controlled to emit light at least twice, for the one frame based on the grayscale data for the one frame through the display driving circuit.
- a time for applying a bias of the second output transistor may be controlled by adjusting the time in which the second initialization transistor is turned on through the display driving circuit.
- a compensation value for a device characteristic of the second output transistor may be reflected in the grayscale data through the display driving circuit.
- information about the device characteristic of the second output transistor may be stored in a memory of the electronic device.
- an initialization duration of the first output transistor may not be equal to an initialization duration of the second output transistor for the one frame.
- the display driving circuit may input a first initialization signal to a gate terminal of a first initialization transistor to initialize the first output transistor, independently from a second initialization signal input to a gate terminal of the second initialization transistor.
- the display driving circuit may compensate for a device characteristic of the first output transistor by using a compensation transistor connected between the first gate terminal of the first output transistor and a drain terminal of the first output transistor.
- the second output transistor may be a P-channel Metal Oxide Semiconductor Field Effect Transistor (PMOSFET), and the second output transistor may be initialized through the display driving circuit such that the second output transistor is turned on, before the light is emitted from the light emitting element.
- PMOSFET Metal Oxide Semiconductor Field Effect Transistor
- the second output transistor may be a N-channel Metal Oxide Semiconductor Field Effect Transistor (NMOSFET), and the second output transistor may be initialized through the display driving circuit, such that the second output transistor is turned off, before the light is emitted from the light emitting element.
- NMOSFET Metal Oxide Semiconductor Field Effect Transistor
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
- Embodiments of the disclosure relates to an electronic device including a display having a pixel circuit in a PWM driving scheme and a method for operating the same.
- An electronic device including a display serves as an output device, which includes the display and a processor to control the display to operate in units of pixel or sub-pixel such that various colors are expressed. With the development of technology, higher brightness or higher resolution of the display has been increasingly demanded.
- Liquid crystal displays (LCD), light emitting diodes (LED), and organic LED displays have been implemented in a pulse amplitude modulation (PAM) scheme to adjust the strength of the brightness of the display depending on the voltage strength of grayscale data.
- In case of a PAM driving scheme, especially a micro-LED device, where brightness is proportional to an amount of current flowing through the micro-LED device, a wavelength shift phenomenon arises giving an image quality characteristic in which the color sense is changed depending on the grayscale.
- A pulse width modulation (PWM) driving scheme, which is to adjust a grayscale level based on time for emitting light, is employed to improve such image quality characteristics. However, existing PWM driving circuits include at least 13 transistors and a capacitor, so the PWM driving circuit is not applied to higher-resolution products. In addition, the circuit for the PWM driving scheme is complex and large, so the PWM driving scheme is difficult to apply in middle and smaller size displays.
- Various embodiments of the disclosure are to provide an electronic device including a display and an operating method thereof improved in the change issue of a color sense depending on grayscale and brightness, suggesting a novel display pixel circuit using a PWM driving scheme that is simplified as compared to pixel circuits of a prior art.
- According to an embodiment of the disclosure, a method for driving a display of an electronic device including the display, may include storing grayscale data for one frame in a first gate terminal of a first output transistor in a first circuit block included in a sub-pixel of the display, through a display driving circuit of the electronic device, inputting, into the first gate terminal of the first output transistor, a control signal having potential to change over time, changing a voltage of a second gate terminal of a second output transistor in a second circuit block included in the sub-pixel, as the first output transistor receives the control signal, controlling a time for emitting light of the light emitting element included in the sub-pixel, by adjusting a time in which the second output transistor is turned on, and controlling the second gate terminal at least twice, by applying an initialization voltage to the second gate terminal at least twice during one frame through a second initialization transistor connected to the second gate terminal.
- According to various embodiments of the disclosure, the electronic device including the display and the operating method thereof may suggest a PWM driving scheme that is simplified as compared to pixel circuits of the prior art, may be applied to high-resolution products and/or middle or small-sized display products without limitation, and may improve change issue of a color sense depending on grayscale and brightness.
- Additionally, a variety of effects are provided that are directly or indirectly indicated in the disclosure.
-
-
FIG. 1 is a block diagram illustrating an electronic device in a network environment, according to various embodiments; -
FIG. 2 is a block diagram of a display module, according to various embodiments; -
FIG. 3 is a block diagram illustrating a plurality of pixels of a display of an electronic device, according to an embodiment; -
FIG. 4 is a block diagram illustrating the configuration of one sub-pixel of an electronic device, according to an embodiment; -
FIG. 5 is a circuit diagram corresponding to one sub-pixel included in a display of an electronic device, according to an embodiment; -
FIG. 6 is a view illustrating various signals for driving the circuit ofFIG. 5 by an electronic device, over time, according to an embodiment; -
FIG. 7 is a circuit diagram corresponding to one sub-pixel included in a display of an electronic device, according to an embodiment; -
FIG. 8 is a view illustrating various signals for driving the circuit ofFIG. 7 by an electronic device, according to an embodiment; -
FIG. 9 is a circuit diagram corresponding to one sub-pixel included in a display of an electronic device, according to an embodiment; and -
FIG 10 is a view illustrating the difference between light emitting times resulting from a display pixel circuit structure of an electronic device, according to an embodiment. - In the following description made with respect to the accompanying drawings, similar components will be assigned with similar reference numerals.
- Hereinafter, various embodiments of the disclosure may be described with reference to accompanying drawings. Accordingly, those of ordinary skill in the art will recognize that modification, equivalent, and/or alternative on the various embodiments described herein can be variously made without departing from the scope and spirit of the disclosure.
-
FIG. 1 is a block diagram illustrating anelectronic device 101 in anetwork environment 100 according to various embodiments. Referring toFIG. 1 , theelectronic device 101 in thenetwork environment 100 may communicate with anelectronic device 102 via a first network 198 (e.g., a short-range wireless communication network), or anelectronic device 104 or aserver 108 via a second network 199 (e.g., a long-range wireless communication network). According to an embodiment, theelectronic device 101 may communicate with theelectronic device 104 via theserver 108. According to an embodiment, theelectronic device 101 may include aprocessor 120, amemory 130, aninput module 150, asound output module 155, adisplay module 160, anaudio module 170, asensor module 176, aninterface 177, a connectingterminal 178, ahaptic module 179, acamera module 180, apower management module 188, abattery 189, acommunication module 190, a subscriber identification module (SIM) 196, or anantenna module 197. In some embodiments, at least one (e.g., the connecting terminal 178) of the components may be omitted from theelectronic device 101, or one or more other components may be added in theelectronic device 101. In some embodiments, some of the components may be implemented as single integrated circuitry. For example, some (e.g., thesensor module 176, thecamera module 180, or the antenna module 197) of the components may be implemented as embedded in the display module 160 (e.g., a display). - The
processor 120 may execute, for example, software (e.g., a program 140) to control at least one other component (e.g., a hardware or software component) of theelectronic device 101 coupled with theprocessor 120, and may perform various data processing or computation. According to one embodiment, as at least part of the data processing or computation, theprocessor 120 may load a command or data received from another component (e.g., thesensor module 176 or the communication module 190) in avolatile memory 132, process the command or the data stored in thevolatile memory 132, and store resulting data in anon-volatile memory 134. According to an embodiment, theprocessor 120 may include a main processor 121 (e.g., a central processing unit (CPU) or an application processor (AP)), and an auxiliary processor 123 (e.g., a graphics processing unit (GPU), a neural processing unit (NPU), an image signal processor (ISP), a sensor hub processor, or a communication processor (CP)) that is operable independently from, or in conjunction with, themain processor 121. When theelectronic device 101 includes themain processor 121 and the auxiliary processor, theauxiliary processor 123 may be adapted to consume less power than themain processor 121, or to be specific to a specified function. Theauxiliary processor 123 may be implemented as separate from, or as part of themain processor 121. - The
auxiliary processor 123 may control at least some of functions or states related to at least one component (e.g., thedisplay module 160, thesensor module 176, or the communication module 190) among the components of theelectronic device 101, instead of themain processor 121 while themain processor 121 is in an inactive (e.g., sleep) state, or together with themain processor 121 while themain processor 121 is in an active state (e.g., executing an application). According to an embodiment, the auxiliary processor 123 (e.g., an image signal processor or a communication processor) may be implemented as part of another component (e.g., thecamera module 180 or the communication module 190) functionally related to theauxiliary processor 123. According to an embodiment, the auxiliary processor 123 (e.g., a neural network processing device) may include a hardware structure specified for processing an artificial intelligence (AI) model. The AI model may be generated through machine learning. The learning may be performed by theelectronic device 101 performing the AI, and may be performed through an additional server (e.g., the server 108). A learning algorithm may include, for example, a supervised learning algorithm, an unsupervised learning algorithm, a semi-supervised learning algorithm, or a reinforcement learning algorithm, but the disclosure is not limited thereto. The AI model may include a plurality of artificial neural network (ANN) layers. The ANN may include a deep neural network (DNN), a convolutional neural network (CNN), a recurrent neural network (RNN), a restricted boltzman machine (RBM), a deep belief network (DBN), a bidirectional recurrent deep neural network (BRDNN), a deep Q-networks or the combination of the above networks, but the disclosure is not limited thereto. The AI model may additionally or alternatively include a software structure, in addition to a hardware structure. - The
memory 130 may store various data used by at least one component (e.g., theprocessor 120 or the sensor module 176) of theelectronic device 101. The various data may include, for example, software (e.g., the program 140) and input data or output data for a command related thereto. Thememory 130 may include thevolatile memory 132 or thenon-volatile memory 134. - The
program 140 may be stored in thememory 130 as software, and may include, for example, an operating system (OS) 142,middleware 144, or anapplication 146. - The
input module 150 may receive a command or data to be used by other component (e.g., the processor 120) of theelectronic device 101, from the outside (e.g., a user) of theelectronic device 101. Theinput module 150 may include, for example, a microphone, a mouse, a keyboard, a key (e.g., a button), or a digital pen (e.g., a stylus pen). - The
sound output module 155 may output sound signals to the outside of theelectronic device 101. Thesound output module 155 may include, for example, a speaker or a receiver. The speaker may be used for general purposes, such as playing multimedia or playing record, and the receiver may be used for an incoming calls. According to an embodiment, the receiver may be implemented as separate from, or as part of the speaker. - The
display module 160 may visually provide information to the outside (e.g., a user) of theelectronic device 101. Thedisplay module 160 may include, for example, a display, a hologram device, or a projector and control circuitry to control a corresponding one of the display, hologram device, and projector. According to an embodiment, thedisplay module 160 may include touch sensor adapted to detect a touch, or a pressure sensor adapted to measure the intensity of force incurred by the touch. - The
audio module 170 may convert a sound into an electrical signal and vice versa. According to an embodiment, theaudio module 170 may obtain the sound via theinput module 150, or output the sound via thesound output module 155 or an external electronic device (e.g., the electronic device 102) (e.g., speaker of headphone) directly (e.g., wiredly) or wirelessly coupled with theelectronic device 101. - The
sensor module 176 may detect an operational state (e.g., power or temperature) of theelectronic device 101 or an environmental state (e.g., a state of a user) external to theelectronic device 101, and then generate an electrical signal or data value corresponding to the detected state. According to an embodiment, thesensor module 176 may include, for example, a gesture sensor, a gyro sensor, an atmospheric pressure sensor, a magnetic sensor, an acceleration sensor, a grip sensor, a proximity sensor, a color sensor, an infrared (IR) sensor, a biometric sensor, a temperature sensor, a humidity sensor, or an illuminance sensor. - The
interface 177 may support one or more specified protocols to be used for theelectronic device 101 to be coupled with the external electronic device (e.g., the electronic device 102) directly (e.g., wiredly) or wirelessly. According to an embodiment, theinterface 177 may include, for example, a high definition multimedia interface (HDMI), a universal serial bus (USB) interface, a secure digital (SD) card interface, or an audio interface. - A connecting
terminal 178 may include a connector via which theelectronic device 101 may be physically connected with the external electronic device (e.g., the electronic device 102). According to an embodiment, the connectingterminal 178 may include, for example, a HDMI connector, a USB connector, a SD card connector, or an audio connector (e.g., a headphone connector). - The
haptic module 179 may convert an electrical signal into a mechanical stimulus (e.g., a vibration or a movement) or electrical stimulus which may be recognized by a user via his tactile sensation or kinesthetic sensation. According to an embodiment, thehaptic module 179 may include, for example, a motor, a piezoelectric element, or an electric stimulator. - The
camera module 180 may capture a still image or moving images. According to an embodiment, thecamera module 180 may include one or more lenses, image sensors, image signal processors, or flashes. - The
power management module 188 may manage power supplied to theelectronic device 101. According to one embodiment, thepower management module 188 may be implemented as at least part of, for example, a power management integrated circuit (PMIC). - The
battery 189 may supply power to at least one component of theelectronic device 101. According to an embodiment, thebattery 189 may include, for example, a primary cell which is not rechargeable, a secondary cell which is rechargeable, or a fuel cell. - The
communication module 190 may support establishing a direct (e.g., wired) communication channel or a wireless communication channel between theelectronic device 101 and the external electronic device (e.g., theelectronic device 102, theelectronic device 104, or the server 108) and performing communication via the established communication channel. Thecommunication module 190 may include one or more communication processors that are operable independently from the processor 120 (e.g., the application processor (AP)) and supports a direct (e.g., wired) communication or a wireless communication. According to an embodiment, thecommunication module 190 may include a wireless communication module 192 (e.g., a cellular communication module, a short-range wireless communication module, or a global navigation satellite system (GNSS) communication module) or a wired communication module 194 (e.g., a local area network (LAN) communication module or a power line communication (PLC) module). The corresponding communication module from among the communication modules may communicate with the external electronic device via the first network 198 (e.g., a short-range communication network, such as Bluetooth™, wireless-fidelity (WiFi) direct, or infrared data association (IrDA)) or the second network 199 (e.g., a long-range communication network, such as a legacy cellular network, 5G network, next generation communication network, the Internet, or a computer network (e.g., LAN or wide area network (WAN)). These various types of communication modules may be implemented as a single component (e.g., a single chip), or may be implemented as multi components (e.g., multi chips) separate from each other. Thewireless communication module 192 may identify or authenticate theelectronic device 101 in a communication network, such as thefirst network 198 or thesecond network 199, using subscriber information (e.g., international mobile subscriber identity (IMSI)) stored in thesubscriber identification module 196. - The
wireless communication module 192 may support a 5G network and a next-generation communication technology, for example, a new radio (NR) access technology after a 4G network. The NR access technology may support high-speed transmission for high capacity data (enhanced mobile broadband; eMBB), terminal power minimizing and multiple terminal access (massive machine type communication; mMTC), or ultra-reliable and low-latency communications (URLLC). Thewireless communication module 192 may support a high-frequency band (e.g., mmWave band) to achieve, for example, a higher data rate. Thewireless communication module 192 may support various technologies, for example, beamforming, massive multiple-input and multiple-output (MIMO), Full-dimensional MIMO, an array antenna, analog beamforming, or a large-scale antenna, to secure performance in high frequency bands. Thewireless communication module 192 may support various requirements defined in theelectronic device 101, the external electronic device (e.g., the electronic device 104) or the network system (e.g., the second network 199). According to one embodiment, thewireless communication module 192 may support a peak data rate (e.g., 20Gbps or more) for eMBB realization, loss coverage (e.g., 164 dB or less) for mMTC realization, or U-plane latency (e.g., 0.5 ms or less, or the round trip of 1 ms or less in each of a downlink (DL) and an uplink (UL)) for URLCC realization. - The
antenna module 197 may transmit or receive a signal or power to or from the outside (e.g., the external electronic device) of theelectronic device 101. According to an embodiment, theantenna module 197 may include an antenna including a radiating element composed of a conductive material or a conductive pattern formed in or on a substrate (e.g., PCB). According to an embodiment, theantenna module 197 may include a plurality of antennas (e.g., an array antenna). In such a case, at least one antenna appropriate for a communication scheme used in the communication network, such as thefirst network 198 or thesecond network 199, may be selected, for example, by thecommunication module 190 from the plurality of antennas. The signal or the power may then be transmitted or received between thecommunication module 190 and the external electronic device via the selected at least one antenna. According to an embodiment, another component (e.g., a radio frequency integrated circuit (RFIC)) other than the radiating element may be additionally formed as part of theantenna module 197. - According to various embodiments, the
antenna module 197 may form an mmWave antenna module. According to an embodiment, the mmWave antenna module may include a printed circuit board, an RFIC disposed on a first surface (e.g., a bottom surface) of the printed circuit board, or disposed adjacent to the first surface to support the specific high frequency band (e.g., mmWave band), and a plurality of antennas (e.g., an array antenna) disposed on a second surface (e.g., a top surface or a side surface) of the printed circuit board or disposed adjacent to the second surface to transmit or receive a signal having the specified high frequency band. - At least some of the above-described components may be coupled mutually and communicate signals (e.g., commands or data) therebetween via an inter-peripheral communication scheme (e.g., a bus, general purpose input and output (GPIO), serial peripheral interface (SPI), or mobile industry processor interface (MIPI)).
- According to an embodiment, commands or data may be transmitted or received between the
electronic device 101 and the externalelectronic device 104 via theserver 108 coupled with thesecond network 199. Each of the externalelectronic devices electronic device 101. According to an embodiment, all or some of operations to be executed at theelectronic device 101 may be executed at one or more of the externalelectronic devices electronic device 101 should perform a function or a service automatically, or in response to a request from a user or another device, theelectronic device 101, instead of, or in addition to, executing the function or the service, may request the one or more external electronic devices to perform at least part of the function or the service. The one or more external electronic devices receiving the request may perform the at least part of the function or the service requested, or an additional function or an additional service related to the request, and transfer an outcome of the performing to theelectronic device 101. Theelectronic device 101 may provide the outcome, with or without further processing of the outcome, as at least part of a reply to the request. To that end, a cloud computing, distributed computing, mobile edge computing (MEC), or client-server computing technology may be used, for example. Theelectronic device 101 may provide an ultra-latency service by using, for example, distributed computing or mobile edge computing. According to various embodiments, the externalelectronic device 104 may include the Internet of things (IoT). Theserver 108 may be an artificial server using machine learning and/or a neural network. According to an embodiment, the externalelectronic device 104 or theserver 108 may be included in thesecond network 199. Theelectronic device 101 may be applied to an artificial intelligence service (e.g., a smart home, a smart city, a smart car, or healthcare service) based on the 5G communication technology and the IoT-related technology. - The electronic device according to various embodiments may be one of various types of electronic devices. The electronic devices may include, for example, a portable communication device (e.g., a smartphone), a computer device, a portable multimedia device, a portable medical device, a camera, a wearable device, or a home appliance. According to an embodiment of the disclosure, the electronic devices are not limited to those described above.
- It should be appreciated that various embodiments of the disclosure and the terms used therein are not intended to limit the technological features set forth herein to particular embodiments and include various changes, equivalents, or replacements for a corresponding embodiment. With regard to the description of the drawings, similar reference numerals may be used to refer to similar or related elements. It is to be understood that a singular form of a noun corresponding to an item may include one or more of the things, unless the relevant context clearly indicates otherwise. As used herein, each of such phrases as "A or B," "at least one of A and B," "at least one of A or B," "A, B, or C," "at least one of A, B, and C," and "at least one of A, B, or C," may include any one of, or all possible combinations of the items enumerated together in a corresponding one of the phrases. As used herein, such terms as "1st" and "2nd," or "first" and "second" may be used to simply distinguish a corresponding component from another, and does not limit the components in other aspect (e.g., importance or order). It is to be understood that if an element (e.g., a first element) is referred to, with or without the term "operatively" or "communicatively", as "coupled with," "coupled to," "connected with," or "connected to" another element (e.g., a second element), it means that the element may be coupled with the other element directly (e.g., wiredly), wirelessly, or via a third element.
- As used herein, the term "module" may include a unit implemented in hardware, software, or firmware, and may interchangeably be used with other terms, for example, "logic," "logic block," "part," or "circuitry". A module may be a single integral component, or a minimum unit or part thereof, adapted to perform one or more functions. For example, according to an embodiment, the module may be implemented in a form of an application-specific integrated circuit (ASIC).
- Various embodiments as set forth herein may be implemented as software (e.g., the program 140) including one or more instructions that are stored in a storage medium (e.g.,
internal memory 136 or external memory 138) that is readable by a machine (e.g., the electronic device 101). For example, a processor (e.g., the processor 120) of the machine (e.g., the electronic device 101) may invoke at least one of the one or more instructions stored in the storage medium, and execute it, with or without using one or more other components under the control of the processor. This allows the machine to be operated to perform at least one function according to the at least one instruction invoked. The one or more instructions may include a code generated by a compiler or a code executable by an interpreter. The machine-readable storage medium may be provided in the form of a non-transitory storage medium. Wherein, the term "non-transitory" simply means that the storage medium is a tangible device, and does not include a signal (e.g., an electromagnetic wave), but this term does not differentiate between where data is semi-permanently stored in the storage medium and where the data is temporarily stored in the storage medium. - According to an embodiment, a method according to various embodiments of the disclosure may be included and provided in a computer program product. The computer program product may be traded as a product between a seller and a buyer. The computer program product may be distributed in the form of a machine-readable storage medium (e.g., compact disc read only memory (CD-ROM)), or be distributed (e.g., downloaded or uploaded) online via an application store (e.g., PlayStore™), or between two user devices (e.g., smart phones) directly. If distributed online, at least part of the computer program product may be temporarily generated or at least temporarily stored in the machine-readable storage medium, such as memory of the manufacturer's server, a server of the application store, or a relay server.
- According to various embodiments, each component (e.g., a module or a program) of the above-described components may include a single entity or multiple entities and some of multiple entities may be separately disposed on the other components. According to various embodiments, one or more of the above-described components may be omitted, or one or more other components may be added. Alternatively or additionally, a plurality of components (e.g., modules or programs) may be integrated into a single component. In such a case, according to various embodiments, the integrated component may still perform one or more functions of each of the plurality of components in the same or similar manner as they are performed by a corresponding one of the plurality of components before the integration. According to various embodiments, operations performed by the module, the program, or another component may be carried out sequentially, in parallel, repeatedly, or heuristically, or one or more of the operations may be executed in a different order or omitted, or one or more other operations may be added.
-
FIG. 2 is a block diagram 200 of adisplay module 160, according to various embodiments. Referring toFIG. 2 , thedisplay module 160 may include adisplay 210 and a display deriver IC (DDI) 230 to control thedisplay 210. TheDDI 230 may include aninterface module 231, a memory 233 (e.g., a buffer memory), animage processing module 235, or amapping module 237. TheDDI 230 may receive image information including, for example, image data or an image control signal corresponding to a command for controlling image data, from another component of theelectronic device 101 through theinterface module 231. For example, according to an embodiment, the image information may be received from the processor 120 (e.g., the main processor 121) (e.g., an application processor) or the auxiliary processor 123 (e.g., the graphic processing device) operated independently from the function of the main processor 121). TheDDI 230 may make communication with atouch circuit 250 or thesensor module 176 through theinterface module 231. TheDDI 230 may store at least some of the received image information in thememory 233, for example, in a unit of a frame. Theimage processing module 235 may perform pretreatment or post-treatment (e.g., adjusting a resolution, a brightness, or a size), with respect to, for example, at least some of the image data based at least on the characteristic of the image data or the characteristic of thedisplay 210. Themapping module 237 may generate a voltage value or a current value corresponding to the image data subject to the pretreatment or the post-treatment through the image processing module 135. According to an embodiment, the voltage value and the current value may be generated based at least partially on attributes (e.g., the array (RGB stripe or pentile structure) of pixels of thedisplay 210 or the size of each sub-pixel). At least some pixels of thedisplay 210 may be driven based at least partially on, for example, the voltage value or the current value, such that visual information (e.g., a text, an image, or an icon) corresponding to the image data is displayed through thedisplay 210. - According to an embodiment, the
display module 160 may further include thetouch circuit 250. Thetouch circuit 250 may include atouch sensor 251 and atouch sensor IC 253 for controlling thetouch sensor 251. For example, thetouch sensor IC 253 may control thetouch sensor 251 to sense the touch input or the hovering input to a specified position of thedisplay 210. For example, thetouch sensor IC 253 may sense a touch input or a hovering input by measuring the change in the signal (e.g., a voltage, a light quantity, a resistance, or a charge amount) at a specific position of thedisplay 210. Thetouch sensor IC 253 may provide, to theprocessor 120, information (e.g., a position, an area, pressure, or a time) on the sensed touch input or hovering input. According to an embodiment, at least a portion (e.g., the touch sensor IC 253) of thetouch circuit 250 may be included in a portion of thedisplay driver IC 230 or thedisplay 210, or a portion of another component (e.g., the auxiliary processor 123) disposed outside thedisplay module 160. - According to an embodiment, the
display module 160 may further include at least one sensor (e.g., a fingerprint sensor, an iris sensor, a pressure sensor, or an illuminance sensor) of thesensor module 176 or a control circuit for the at least one sensor. In this case, the at least one sensor or the control circuit for the at least one sensor may be embedded in a portion (e.g., thedisplay 210 or the DDI 230) of thedisplay module 160 or a portion of thetouch circuit 250. For example, when thesensor module 176 embedded in thedisplay module 160 includes a biometric sensor (e.g., a fingerprint sensor), the biometric sensor may obtain biometric information (e.g., a fingerprint image) associated with a touch input through a partial area of thedisplay 210. For another example, when thesensor module 176 embedded in thedisplay module 160 includes a pressure sensor, the pressure sensor may obtain input information associated with the touch input through a partial area or the whole area of thedisplay 210. According to an embodiment, thetouch sensor 251 or thesensor module 176 may be disposed between pixels provided in a pixel layer of thedisplay 210 or disposed on or under the pixel. - Hereinafter, an electronic device will be described with reference to
FIGS. 3 and4 , according to an embodiment. -
FIG. 3 is a block diagram illustrating a plurality of pixels of a display of an electronic device, according to an embodiment.FIG. 4 is a block diagram illustrating the configuration of one sub-pixel of an electronic device, according to an embodiment. The same components as those of the above described embodiment will be assigned with the same reference numerals. - Referring to
FIG. 3 , the electronic device (e.g., theelectronic device 101 ofFIG. 1 ) may include theprocessor 120, the display driving circuit 230 (e.g., thedisplay driver IC 230 ofFIG. 2 ), and thedisplay 210. - According to an embodiment, the
display 210 may include a plurality ofpixels 340 arranged in the form of a matrix. In this case, eachpixel 340 may include a plurality ofsub-pixels pixel 340 included in thedisplay 210 may include three types of sub-pixels including the red (R)sub-pixel 341, the green (G) sub-pixel 342, and the blue (B)sub-pixel 343. In addition, one set of R, G, and B sub-pixels may form oneunit pixel 340 of thedisplay 210. - The arrangement of the sub-pixels 341, 342, and 343 of
FIG. 3 is only for illustrative purpose, and the plurality ofsub-pixels pixel 340 according to embodiments. In addition, onepixel 340 may be implemented with four types of sub-pixels of R, G, B, and W sub-pixels, which are different from those ofFIG. 3 . According to an embodiment, various numbers of sub-pixels may constitute one pixel. - According to an embodiment, the
R sub-pixel 341 may include an R light emitting element and a driving circuit to drive the R light emitting element, theG sub-pixel 342 may include a G light emitting element and a driving circuit to drive the G light emitting element, and theB sub-pixel 343 may include a B light emitting element and a driving circuit to drive the B light emitting element. - Hereinafter, the configuration of one sub-pixel will be described with reference to
FIG. 4 . AlthoughFIG. 4 illustrates theR sub-pixel 341 by way of example, theG sub-pixel 342 and theB sub-pixel 343 may have the same configuration. - Referring to
FIG. 4 , theR sub-pixel 341 may include alight emitting element 430 and adriving circuit 400 to drive thelight emitting element 430. - According to an embodiment, the
light emitting element 430 may be electrically connected to afirst circuit block 410 and asecond circuit block 420, and may emit light based on a driving current provided from thefirst circuit block 410 and thesecond circuit block 420. Thelight emitting element 430 may constitute theR sub-pixel 341 of thedisplay 210 and may be the R light emitting element to emit red light. - According to an embodiment, the light emitting element constituting the
G sub-pixel 342 may be a G light emitting element that emits green light, and the light emitting element constituting theB sub-pixel 343 may be the Blight emitting element that emits blue light. In other words, the type of the sub-pixel may be determined depending on the type of the light emitting element. The drivingcircuit 400 to drive each light emitting element may be present for each sub-pixel. - According to an embodiment, the
light emitting element 430 may be an inorganic light emitting element manufactured by using an inorganic material, which is different from an organic light emitting diode (OLED) manufactured by using the organic material, and may be a micro-light emitting diode (u-LED) The micro-light emitting diode (µ-LED) may refer to an ultra-small inorganic light emitting element of 100 micrometers (µm) or less, which self-emits light without a backlight or a color filter. However, thelight emitting element 430 is not limited to the µ-LED. - According to an embodiment, the
light emitting element 430 may emit light depending on a driving current provided by thefirst circuit block 410 and thesecond circuit block 420. Specifically, thelight emitting element 430 may emit light with different brightness, depending on the amplitude or pulse width of the driving current provided by thefirst circuit block 410 and thesecond circuit block 420. In this case, the pulse width of the driving current may be expressed as the duty ratio of the driving current or the driving time (duration) of the driving current. - For example, as the amplitude of the driving current is increased, the
light emitting element 430 may emit light with higher brightness. As the pulse width is increased (that is, as the duty ratio is increased, or the duration is increased), thelight emitting element 430 may emit light with the higher brightness. - According to an embodiment, the driving
circuit 400 including thefirst circuit block 410 and thesecond circuit block 420 may drive thelight emitting element 430. Thefirst circuit block 410 may be a pulse width modulation (PWM) block, and thesecond circuit block 420 may be a constant current generator (CCG) block. Thefirst circuit block 410 may control the pulse width of the driving current for driving thelight emitting element 430 by receiving a PWM data voltage from adata driver 320, and thesecond circuit block 420 may control the amplitude of the driving current. - According to an embodiment, the driving
circuit 400 may control the pulse width and the amplitude of the driving current for driving thelight emitting element 430 to express various grayscale levels in units of sub-pixels. In thedisplay 210, each sub-pixel is formed in units of thelight emitting element 430. Accordingly, the drivingcircuit 400 may drive thelight emitting element 430 to express various grayscale levels in units of sub-pixels. The method for driving thelight emitting element 430 will be described in detail thereafter. - Referring back to
FIG. 3 , thedisplay driving circuit 230 may include at least onegate driver 330 to drive the plurality ofpixels 340 of thedisplay 210, which are arranged in the form of a matrix, in units of horizontal lines (or the row line), and thedata driver 320 provides a data voltage (e.g., a PWM data voltage) to eachpixel 340 or the sub-pixels 341, 342, and 343. - According to an embodiment, the
display 210 may be provided such that gate lines G1 to Gn cross data lines D1 to Dm, and thefirst circuit block 410 and thesecond circuit block 420 may be positioned at the crossing region such that thefirst circuit block 410 and thesecond circuit block 420 are connected to the gate line and the data line. - The
display driving circuit 230 may drive the display 210 (in more detail, a plurality of driving circuits 400) under the control of theprocessor 120, and may include atiming controller 310, thedata driver 320, and thegate driver 330. - The
timing controller 310 may receive an input signal IS, a horizontal synchronization signal (Hsync), a vertical synchronization signal (Vsync), and a main clock signal (MCLK) from the outside to generate an image data signal, a scan control signal, a data control signal, and/or a light emitting control signal and may provide the generated signals to thedisplay 210, thedata driver 320, and/or thegate driver 330. - According to an embodiment, the
timing controller 310 may apply at least one of various signals (e.g., EM, Sweep, or SCCG) to thefirst circuit block 410 and thesecond circuit block 420. In addition, according to an embodiment, a control signal for selecting one sub-pixel of the R, G, andB sub-pixels first circuit block 410 and/or thesecond circuit block 420. - The data driver 320 (or the source driver) serving as a unit to generate a data signal may receive image data of R/G/B components from the
processor 120 to generate the data voltage (for example, the PWM data voltage). In addition, thedata driver 320 may apply the generated data signal to thedisplay 210. - The
gate driver 330 serving as a unit to generate various control signals (e.g., EM, Sweep, or SCCG) may transmit various control signals to a specific row (or a specific horizontal line) of thedisplay 210 or may transmit various control signals to whole lines. In addition, thegate driver 330 may apply a driving voltage VDD to a driving voltage terminal of the drivingcircuit 400, according to an embodiment. - According to an embodiment, the
processor 120 may control the whole operation of the display module. Theprocessor 120 may control thedisplay driving circuit 230 to drive thedisplay 210. To this end, theprocessor 120 may be implemented with at least one of a central processing unit (CPU), a microcontroller, an application processor (AP), a communication processor (CP), or an ARM processor. - Hereinafter, the configuration and the driving of one sub-pixel included in the display of the electronic device will be described in detail according to an embodiment with reference to
FIGS. 5 and6 . -
FIG. 5 is a circuit diagram corresponding to one sub-pixel included in a display of an electronic device according to an embodiment.FIG. 6 is a view illustrating various signals for driving the circuit ofFIG. 5 by an electronic device, according to an embodiment. The same components as those of the above described embodiment will be assigned with the same reference numerals, and the duplication thereof will be omitted. - Hereinafter, devices including one sub-pixel and the connection relationship between the devices will be described with reference to
FIG. 5 . Referring toFIG. 5 , one sub-pixel may include thelight emitting element 430 and the drivingcircuit 400 to drive thelight emitting element 430. Thedisplay 210 may include thelight emitting element 430 and the drivingcircuit 400 of thelight emitting element 430 with respect to each sub-pixel, as illustrated inFIG. 5 . Thelight emitting element 430 may be a light emitting element having any one of R, G, and B. - According to an embodiment, the
first circuit block 410 may be the PWM block. Thefirst circuit block 410 may include afirst transistor 511 having a source terminal connected to the terminal of the driving voltage VDD terminal and a drain terminal connected to a drain terminal of asecond transistor 512 and a source terminal of athird transistor 513 in common, thesecond transistor 512 having a source terminal to receive a data signal Sig_pwm[n] and the drain terminal connected to the drain terminal of thefirst transistor 511 and the source terminal of thethird transistor 513, thethird transistor 513 having the source terminal connected to the drain terminal of thefirst transistor 511 and the drain terminal of thesecond transistor 512 in common, and a drain terminal connected to a drain terminal of afourth transistor 514 and a source terminal of afifth transistor 515 in common, thefourth transistor 514 interposed between the gate terminal and the drain terminal of thethird transistor 513, and afirst capacitor 517 having one terminal to receive a control signal Sweep[n], and an opposite terminal connected to the source terminal of asixth transistor 516 and the gate terminal of thethird transistor 513 in common. - According to an embodiment, the
second circuit block 420 may be the CCG block. Thesecond circuit block 420 may include aseventh transistor 521 having a source terminal connected to a drain terminal of aninth transistor 523 and a drain terminal connected to thelight emitting element 430, aneighth transistor 522 having a gate terminal to receive the control signal SCCG and a drain terminal interposed between the drain terminal of thefifth transistor 515 and the gate terminal of theseventh transistor 521 in common, and theninth transistor 523 having a source terminal connected to the driving voltage VDD terminal and a drain terminal connected to a source terminal of theseventh transistor 521. - Meanwhile, as described above, the
transistors - The driving circuit including the NMOSFET may perform the same operation as that of the driving circuit of
FIG. 5 except for the difference (e.g., the difference in connection relationship between the devices and the difference in polarity between various signals applied) made due to the difference in type between transistors. Those skilled in the art may easily understand the operation of the driving circuit implemented with the NMOSET through the description provided based on the PMOSFET. Accordingly, the details thereof will be omitted to avoid redundancy. - Hereinafter, the operation of the driving
circuit 400 will be described in more detail with reference toFIGS. 5 and6. FIG. 6 is a view illustrating various signals applied to thedriving circuit 400 ofFIG. 5 over time. According to an embodiment, various signals ofFIG. 6 may be applied to the display driving circuit (e.g., thedisplay driving circuit 230 ofFIG. 3 ) under the control of the processor (e.g., theprocessor 120 ofFIG. 4 ). - Referring to
FIGS. 5 and6 , the drivingcircuit 400 of one sub-pixel may be driven in order of afirst duration 610 serving as a first initialization duration, asecond duration 620 serving as a second initialization duration, athird duration 630 serving as a compensating duration and a data voltage applying duration, afourth duration 640 serving as a light emitting duration, afifth duration 650 serving as a re-initialization duration, and asixth duration 660 serving as a re-light emitting duration, to display one frame. - According to an embodiment, the
first duration 610 may be a duration for initializing a gate node 'A' of theseventh transistor 521. For thefirst duration 610, the control signal EM[n] may have a high voltage. Therefore, thefirst transistor 511, thefifth transistor 515, and theninth transistor 523 receiving the control signal EM[n] through the gate terminal may be turned off, and a current flowing from the terminal of the driving voltage VDD to theseventh transistor 521 may be blocked. - The
processor 120 may turn on theeighth transistor 522 and apply a bias to theseventh transistor 521 for a specific duration by changing the control signal SCCG to have a low voltage, thereby improving image quality degradation resulting from the bias condition of a previous frame of theseventh transistor 521 for thefirst duration 610. Theprocessor 120 may adjust the time for applying the bias by adjusting the time in which the control signal SCCG has a low voltage. Theprocessor 120 may reduce the shift difference of the threshold voltage of theseventh transistor 521, which is performed as the previous frame is driven, by applying the bias to theseventh transistor 521. - The
processor 120 may turn on theeighth transistor 522 by maintaining the control signal SCCG to have a low voltage, in the state that the light emitting path is blocked by maintaining the control signal EM[n] to have a high voltage for thefirst duration 610. Accordingly, theprocessor 120 may initialize the gate terminal 'A' of theseventh transistor 521 and turn on theseventh transistor 521. The initialization voltage of the gate terminal 'A' of theseventh transistor 521 may be determined by a control signal VINT. - While the control signal EM[n] is maintained to have the high voltage, and the control signal SCCG is maintained to have the low voltage, the gate node 'A' of the
seventh transistor 521 may be maintained to be initialized. According to an embodiment, the high voltage of the control signal EM[n] and the low voltage of the control signal SCCG may be maintained during thesecond duration 620, and thethird duration 630 and until thefirst duration 610. - According to an embodiment, the
second duration 620 may be a duration for initializing a gate terminal `B' of thethird transistor 513. Theprocessor 120 may change a control signal GI to have the low voltage for thesecond duration 620. Accordingly, thesixth transistor 516 that receives the control signal GI through the gate terminal may be turned on, the gate voltage `B' of thethird transistor 513 may be initialized, and thethird transistor 513 may be changed to be turned on. The initialization voltage of the gate terminal `B' of thethird transistor 513 may be determined by the control signal VINT. Since the control signal EM[n] is maintained to have the high voltage for thesecond duration 620, the flow of the current from the terminal of the driving voltage VDD to thethird transistor 513 may be blocked by thefirst transistor 511. - According to an embodiment, the
third duration 630 may be a compensating duration for the threshold voltage of thethird transistor 513 and a duration for inputting a data voltage. Theprocessor 120 may change the control signal GW to have a low voltage for thethird duration 630. Accordingly, thesecond transistor 512 and thefourth transistor 514 to receive the control signal GW through the gate terminals may be changed to be turned on. According to an embodiment, the control signal GW is a signal for selecting a data signal for each gate line. Accordingly, whether to change the control signal to be low voltage for lines may be varied depending on images to be output. - Accordingly, a data signal Sig_pmw[n] including grayscale data that controls a time for emitting light from the
light emitting element 430 may be input to the source terminal of thesecond transistor 512, and stored in thefirst capacitor 517 having one terminal connected to the gate terminal 'B' of thethird transistor 513 through thethird transistor 513 and thefourth transistor 514. Thefirst capacitor 517 may store a voltage of the gate terminal `B' of thethird transistor 513 for one frame. As the data signal Sig_pmw[n] is stored in the gate terminal `B' of thethird transistor 513 through thesecond transistor 512, thethird transistor 513, and thefourth transistor 514 which are circuits for compensating for the distribution of the threshold voltage, the distribution of the threshold voltage of thethird transistor 513 may be compensated. - In this case, the data signal Sig_pwm[n] may include a compensation value that compensates for the distribution of the threshold voltage of the
seventh transistor 521 and the distribution of LED brightness formed in an optical compensation scheme. The compensation value for a device characteristic of theseventh transistor 521 which is an output transistor of thesecond circuit block 420 is reflected in the data signal Sig_pmw[n]. Accordingly, even if the same data is input for each data line of the display panel, a different voltage value may be input for each data line depending on the compensation values. - According to an embodiment, the
fourth duration 640 may be a light emitting duration. Theprocessor 120 may change the control signal EM to have a low voltage for thefourth duration 640. Accordingly, thefirst transistor 511, thefifth transistor 515, and theninth transistor 523 may be turned on. Accordingly, a current flows from the terminal of the driving voltage VDD to theninth transistor 523, theseventh transistor 521, thelight emitting element 430, and the terminal of a ground voltage VSS to emit light from thelight emitting element 430. According to an embodiment, the control signal EM may turn on/off a light emitting path to control light emission/non-emission of the drivingcircuit 400. - For the
fourth duration 640, theprocessor 120 may input the control signal Sweep having a waveform having a slope to one terminal of thefirst capacitor 517. The voltage of the gate terminal 'B' of thethird transistor 513 is coupled and changed as the grayscale data stored in thefirst capacitor 517 and the change of the input control signal Sweep. Accordingly, thethird transistor 513 may be gradually turned on depending on the potential of the control signal Sweep. - As the
third transistor 513 is changed to be turned on, a current flowing through thethird transistor 513 is gradually increased, and the gate terminal of theseventh transistor 521 may be changed from a low voltage to a high voltage. Accordingly, after a specific period of time, theseventh transistor 521 turned on may be turned off. When theseventh transistor 521 is turned off, thelight emitting element 430 may be stopped to emit light. - In other words, the time for turning off the
seventh transistor 521 may be adjusted depending on the data signal Sig_pmw[n] stored in the gate terminal `B' of thethird transistor 513. As the time in which the current flows through theseventh transistor 521 is adjusted, the PWM may be driven to adjust the grayscale. - According to an embodiment, the
fifth duration 650 may be a duration for re-initializing theseventh transistor 521. Theprocessor 120 may turn off thefirst transistor 511, thethird transistor 513, thefifth transistor 515, and theninth transistor 523 by changing the control signal EM and the control signal Sweep to have a high voltage for thefifth duration 650. Alternatively, theprocessor 120 may change the control signal SCCG to have the low voltage for thefifth duration 650 to change the eighth transistor S522 to be turned on. In addition, theseventh transistor 521 is re-initialized to change theseventh transistor 521 to be turned on. - According to an embodiment, the
sixth duration 660 may be a duration for re-initializing thelight emitting element 430. Theprocessor 120 may change the control signal SCCG to have a high voltage, such that theeighth transistor 522 is turned off, and change the control signal EM to have a low voltage such that thefirst transistor 511, thefifth transistor 515, and theninth transistor 523 are turned on to emit light from thelight emitting element 430. - The
processor 120 may change thethird transistor 513 to be turned on by changing the control signal Sweep from the high voltage to the low voltage again for thesixth duration 660. Theprocessor 120 may change theseventh transistor 521, which is turned on, to be turned off by using the grayscale data voltage stored in thefirst capacitor 517, thereby controlling the time for which a current is allowed to flow through theseventh transistor 521 again. - The
processor 120 may perform duty driving by repeating the initialization and the PWM driving of theseventh transistor 521 for one frame. AlthoughFIG. 6 illustrates that theseventh transistor 521 is initialized twice during one frame, theseventh transistor 521 may be initialized at least three times according to an embodiment, and may be driven in various duty cycles. - According to an embodiment of the disclosure, the pixel circuit structure includes a separate transistor (e.g., the
eighth transistor 522 ofFIG. 5 ) and the SCCG wire to apply the bias to the output transistor (e.g., theseventh transistor 521 ofFIG. 5 ) of the CCG circuit block, thereby initializing the output transistor of the CCG circuit block at least twice per one frame. In addition, duty driving of repeating light emission or non-light emission several times in one frame may be provided by inputting the grayscale data once and using the grayscale data stored in a capacitor. In addition, the time for applying the bias of the output transistor of the CCG circuit block may be adjusted by adjusting the time for applying the low voltage of the control signal SCCG through the separate transistor and the SCCG wire, thereby improving the deterioration of the image quality caused by hysteresis. - According to an embodiment of the disclosure, in the pixel circuit structure, the display driving circuit or the processor may reflect the compensation value to the data signal Sig_pwm through an arithmetic operation, based on the characteristic distribution compensation data of the output transistor of the CCG circuit block, which is stored in an internal memory or an external memory of the display driving circuit, when the output transistor (e.g., the
seventh transistor 521 ofFIG. 5 ) of the CCG circuit block has no internal compensating circuit. Accordingly, the pixel circuit structure may be simplified. Accordingly, the pixel circuit structure applicable to a high resolution display and/or a middle/small display may be provided. - Hereinafter, the configuration and the driving of one sub-pixel included in the display of the electronic device will be described in detail according to an embodiment with reference to
FIGS. 7 and8 . -
FIG. 7 is a circuit diagram corresponding to one sub-pixel included in a display of an electronic device, according to an embodiment.FIG. 8 is a view illustrating various signals for driving the circuit ofFIG. 7 by an electronic device, according to an embodiment. The same components as those of the above described embodiment will be assigned with the same reference numerals, and the duplication thereof will be omitted. - Hereinafter, devices including one sub-pixel and the connection between the devices will be described with reference to
FIG. 7 . Referring toFIG. 7 , one sub-pixel may include thefirst circuit block 410, asecond circuit block 710, and thelight emitting element 430. The description about thefirst circuit block 410 and thelight emitting element 430 will be the same as the description about the embodiment ofFIG. 5 . The following description will be made while focusing on thesecond circuit block 710 which makes a difference from the circuit structure according to an embodiment ofFIG. 5 . - According to an embodiment, the
second circuit block 710 may be a CCG block. Thesecond circuit block 710 includes aseventh transistor 711 which is an output transistor, aneighth transistor 712 connected to the gate terminal of theseventh transistor 711, and aninth transistor 713 connected to the source terminal of theseventh transistor 711, which is the same as an embodiment ofFIG. 5 . However, the source terminal of theeighth transistor 712 may be connected to a separate input terminal to input the compensation signal Sig_ccg[n] instead of the input terminal of the control signal vint, which is different from the embodiment ofFIG. 5 . According to an embodiment, the line (not illustrated) to input the compensation signal Sig_ccg[n] may be formed in a vertical direction which is similar to a data line. - Hereinafter, the operation of the driving
circuit 400 will be described in more detail with reference toFIGS. 7 and8. FIG. 8 is a view illustrating various signals applied to thedriving circuit 400 ofFIG. 7 over time. According to an embodiment, the various signals ofFIG. 8 may be applied to thedriving circuit 400 by the display driving circuit (e.g., thedisplay driving circuit 230 ofFIG. 3 ) under the control of the processor (e.g., theprocessor 120 ofFIG. 4 ). - The description concerning the
first duration 610, which is the first initialization duration ofFIG. 8 , thesecond duration 620 of the second initialization duration, thethird duration 630 which is the data voltage input duration, thefourth duration 640 which is the light emitting duration, thefifth duration 650 which is the re-initialization duration, thesixth duration 660 which is the re-light emitting duration, is the same as the description provided for theFIG. 6 embodiment. However, according to an embodiment ofFIG. 8 ,compensation durations seventh transistor 711 before thelight emitting duration 640 and the re-light emittingduration 660. - According to an embodiment, the
processor 120 may input the compensation signal Sig_ccg[n] to the source terminal of theeighth transistor 712 for thecompensation durations electronic device 101 may store the compensation data for the specific distribution of theseventh transistor 711 in the internal memory or the external memory of thedisplay driving circuit 230. Theprocessor 120 may input the compensation signal Sig_ccg[n] having the compensation value for the characteristic distribution of theseventh transistor 711, which is reflected in the compensation signal Sig_ccg[n], to the source terminal of theeighth transistor 712, for thecompensation durations - The control signal SCCG is in a low voltage state for the
compensation durations eighth transistor 712 is turned on, and the compensation signal Sig_ccg[n] may be input to the gate terminal of theseventh transistor 711 through theeighth transistor 712. When the compensation value of theseventh transistor 711 is reflected for thecompensation durations seventh transistor 711. - According to an embodiment of the disclosure, the display pixel circuit has a structure that reflects the compensation value to the gate terminal of the
seventh transistor 711 whenever light is emitted, by adding an additional input line for the compensation signal Sig_ccg[n] to compensate for the device characteristic of theseventh transistor 711 which is the output transistor of the CCG circuit block. Accordingly, the reflection of the compensation value may be advanced, and the issue related to the wavelength shift may be improved. Accordingly, in addition, theprocessor 120 may apply a different voltage to each pixel through the line for the compensation signal Sig_ccg[n], and adjust the voltage of the compensation signal Sig_ccg[n], thereby adjusting the pulse size (pulse height) of the current flowing through theseventh transistor 711. - Hereinafter, the configuration and the driving of one sub-pixel included in the display of the electronic device will be described in detail according to an embodiment with reference to
FIGS. 9 and10 . -
FIG. 9 is a circuit diagram corresponding to one sub-pixel included in a display of an electronic device, according to an embodiment.FIG. 10 is a view illustrating the difference in light emitting time due to a pixel circuit structure of a display of an electronic device, according to an embodiment. The same components as those of the above described embodiment will be assigned with the same reference numerals, and the duplication thereof will be omitted. - Hereinafter, devices including one sub-pixel and the connection between the devices will be described with reference to
FIG. 9 . Referring toFIG. 9 , one sub-pixel may include thefirst circuit block 410, asecond circuit block 910, and thelight emitting element 430. The description about thefirst circuit block 410 and thelight emitting element 430 may be the same as those according to an embodiment ofFIG. 5 . The following description will be made while focusing on thesecond circuit block 910 having the difference from the circuit structure according to an embodiment ofFIG. 5 . - The
second circuit block 910 may be a CCG circuit block. In the pixel circuit structure described with reference toFIGS. 5 and7 , the output transistors in the CCG circuit block were all PMOSFETs. To the contrary, in the display pixel circuit structure ofFIG. 9 , aseventh transistor 911 which is an output transistor of thesecond circuit block 910 may be an NMOSFET. - The
second circuit block 910 includes aneighth transistor 912 connected to the gate terminal of theseventh transistor 911, and aninth transistor 913 connected to the source terminal of theseventh transistor 911, which is the same as an embodiment ofFIG. 5 . However, the source terminal of theeighth transistor 912 may be connected to an input terminal of the data signal Sig_pwm instead of the input terminal of the control signal VINT, which is different from the embodiment ofFIG. 5 . In addition, thelight emitting element 430 may be connected to the source terminal of theninth transistor 913 instead of the drain terminal of theseventh transistor 911. - Hereinafter, the operation of the driving
circuit 400 will be described in more detail with reference toFIGS. 5 ,9 and10 . Afirst drawing 1010 ofFIG. 10 is a view illustrating various input signals and a light emitting time of a light emitting element in the circuit structure ofFIG. 5 in which the output transistor of the CCG block is the PMOSFET. Asecond drawing 1020 ofFIG. 10 is a view illustrating various input signals and a light emitting time of a light emitting element in the circuit structure ofFIG. 9 in which the output transistor of the CCG block is the MMOSFET. The following description will be made while focusing on the difference in the type of the output transistor of the CCG block. - Referring to the
first drawing 1010 ofFIGS. 5 and10 , the source terminal of theeighth transistor 522 is connected to the input terminal of the control signal VINT. Accordingly, as the control signal SCCG[n] is changed to have the low voltage, theeighth transistor 522 is turned on. In this case, the low voltage is applied to the gate terminal of theseventh transistor 521 such that theseventh transistor 521 is turned on. - Accordingly, as the control signal EM[n] is changed to have the low voltage, the
first transistor 511, thefifth transistor 515, and theninth transistor 523 are turned on, and the light emitting path is formed. In this case, thelight emitting element 430 may emit light. - The voltage of the gate terminal `B' of the
third transistor 513 is coupled depending on the change in potential of the control signal Sweep, so thethird transistor 513 is gradually turned on. As thethird transistor 513 is changed to be turned on, the gate terminal 'A' of theseventh transistor 521 is changed from the low voltage to the high voltage. Accordingly, theseventh transistor 521 turned on may be changed to be turned off. - The
light emitting element 430 may maintain light emitted until theseventh transistor 521 is changed to be turned off. When theseventh transistor 521 is changed to be turned off, the light emission may be stopped. - Referring to the
second drawing 1020 ofFIGS. 9 and10 , theseventh transistor 911 may be initialized to a turn-off voltage. Accordingly, although the control signal EM[n] is changed to the low voltage, thefirst transistor 511, thefifth transistor 515, and theninth transistor 913 are turned on, theseventh transistor 911 is turned off. Accordingly, thelight emitting element 430 may not emit light. However, the voltage of the gate terminal `B' of thethird transistor 513 is coupled depending on the change in potential of the control signal Sweep, so thethird transistor 513 is gradually turned on as thethird transistor 513 turned off is changed to be turned on. - When the
seventh transistor 911 is turned on, thelight emitting element 430 may start to emit light and the control signal EM[n] is changed to the high voltage. As the re-initialization duration of theseventh transistor 911 is started the light emission is stopped. - The output transistor of the PMOSEFT is initialized to be turned on, and is gradually changed to be turned off depending on the change in potential of the control signal Sweep. Accordingly, it is difficult to express black and low grayscale levels. To the contrary, when the output transistor in the CCG circuit block includes an NMOSFET, the output transistor is initialized to be turned off, and is gradually turned on depending on the change in potential of the control signal Sweep. Accordingly, it is easy to implement low grayscale level and low brightness.
- According to an embodiment of the disclosure, an electronic device may include a sub-pixel including a first circuit block, a second circuit block, and a light emitting element to emit light based on a driving current provided from the first circuit block and the second circuit block, a display panel including a plurality of pixels including the sub-pixel, a display driving circuit electrically connected to the display panel, and a processor electrically connected to the display driving circuit. The display driving circuit may store grayscale data for one frame in a first gate terminal of a first output transistor in the first circuit block, input, into the first gate terminal of the first output transistor, a control signal having potential changed over time, change a voltage of a second gate terminal of a second output transistor in the second circuit block, as the first output transistor receives the control signal, control a time for emitting light from the light emitting element, by adjusting a time in which the second output transistor is turned on and control the second gate terminal at least twice, by applying an initialization voltage to the second gate terminal at least twice during one frame through a second initialization transistor connected to the second gate terminal.
- According to an embodiment of the disclosure, the display driving circuit may control the light emitting element to emit light at least twice, for one frame based on the grayscale data for the one frame.
- According to an embodiment of the disclosure, the display driving circuit may control a time for applying a bias of the second output transistor by adjusting the time in which the second initialization transistor is turned on.
- According to an embodiment of the disclosure, the display driving circuit may reflect a compensation value for a device characteristic of the second output transistor in the grayscale data.
- According to an embodiment of the disclosure, the information about the device characteristic of the second output transistor may be stored in a memory of the electronic device.
- According to an embodiment of the disclosure, an initialization duration of the first output transistor may not be equal to an initialization duration of the second output transistor for the one frame.
- According to an embodiment of the disclosure, the display driving circuit may input a first initialization signal to a gate terminal of a first initialization transistor to initialize the first output transistor, independently from a second initialization signal input to a gate terminal of the second initialization transistor.
- According to an embodiment of the disclosure, the display driving circuit may compensate for a device characteristic of the first output transistor by using a compensation transistor connected between the first gate terminal of the first output transistor and a drain terminal of the first output transistor.
- According to an embodiment of the disclosure, the second output transistor may be a P-channel Metal Oxide Semiconductor Field Effect Transistor (PMOSFET), and the display driving circuit may initialize the second output transistor such that the second output transistor is turned on, before the light is emitted from the light emitting element.
- According to an embodiment of the disclosure, the second output transistor may be a N-channel Metal Oxide Semiconductor Field Effect Transistor (NMOSFET), and the display driving circuit may initialize the second output transistor, such that the second output transistor is turned off, before the light is emitted from the light emitting element.
- According to an embodiment of the disclosure, a method for driving a display of an electronic device including the display, may include storing grayscale data for one frame in a first gate terminal of a first output transistor in a first circuit block included in a sub-pixel of the display, through a display driving circuit of the electronic device, inputting, into the first gate terminal of the first output transistor, a control signal having potential changed over time, changing a voltage of a second gate terminal of a second output transistor in a second circuit block included in the sub-pixel, as the first output transistor receives the control signal, controlling a time for emitting light of the light emitting element included in the sub-pixel, by adjusting a time in which the second output transistor is turned on, and controlling the second gate terminal at least twice, by applying an initialization voltage to the second gate terminal at least twice during one frame through a second initialization transistor connected to the second gate terminal.
- According to an embodiment of the disclosure, the light emitting element may be controlled to emit light at least twice, for the one frame based on the grayscale data for the one frame through the display driving circuit.
- According to an embodiment of the disclosure, a time for applying a bias of the second output transistor may be controlled by adjusting the time in which the second initialization transistor is turned on through the display driving circuit.
- According to an embodiment of the disclosure, a compensation value for a device characteristic of the second output transistor may be reflected in the grayscale data through the display driving circuit.
- According to an embodiment of the disclosure, information about the device characteristic of the second output transistor may be stored in a memory of the electronic device.
- According to an embodiment of the disclosure, an initialization duration of the first output transistor may not be equal to an initialization duration of the second output transistor for the one frame.
- According to an embodiment of the disclosure, the display driving circuit may input a first initialization signal to a gate terminal of a first initialization transistor to initialize the first output transistor, independently from a second initialization signal input to a gate terminal of the second initialization transistor.
- According to an embodiment of the disclosure, the display driving circuit may compensate for a device characteristic of the first output transistor by using a compensation transistor connected between the first gate terminal of the first output transistor and a drain terminal of the first output transistor.
- According to an embodiment of the disclosure, the second output transistor may be a P-channel Metal Oxide Semiconductor Field Effect Transistor (PMOSFET), and the second output transistor may be initialized through the display driving circuit such that the second output transistor is turned on, before the light is emitted from the light emitting element.
- According to an embodiment of the disclosure, the second output transistor may be a N-channel Metal Oxide Semiconductor Field Effect Transistor (NMOSFET), and the second output transistor may be initialized through the display driving circuit, such that the second output transistor is turned off, before the light is emitted from the light emitting element.
Claims (15)
- An electronic device comprising:a sub-pixel including a first circuit block, a second circuit block, and a light emitting element to emit light based on a driving current provided from the first circuit block and the second circuit block;a display panel including a plurality of pixels including the sub-pixel;a display driving circuit electrically connected to the display panel; anda processor electrically connected to the display driving circuit,wherein the display driving circuit:stores grayscale data for one frame in a first gate terminal of a first output transistor in the first circuit block;inputs, into the first gate terminal of the first output transistor, a control signal having potential changed over time;changes a voltage of a second gate terminal of a second output transistor in the second circuit block, as the first output transistor receives the control signal;controls a time for emitting light from the light emitting element, by adjusting a time in which the second output transistor is turned on; andcontrols the second gate terminal at least twice, by applying an initialization voltage to the second gate terminal at least twice during one frame through a second initialization transistor connected to the second gate terminal.
- The electronic device of claim 1, wherein the display driving circuit controls the light emitting element to emit light at least twice, for one frame based on the grayscale data for the one frame.
- The electronic device of claim 1, wherein the display driving circuit controls a time for applying a bias of the second output transistor by adjusting the time in which the second initialization transistor is turned on.
- The electronic device of claim 1, wherein the display driving circuit reflects a compensation value for a device characteristic of the second output transistor in the grayscale data.
- The electronic device of claim 4, wherein information about the device characteristic of the second output transistor is stored in a memory of the electronic device.
- The electronic device of claim 1, wherein an initialization duration of the first output transistor is not equal to an initialization duration of the second output transistor for the one frame.
- The electronic device of claim 1, wherein the display driving circuit inputs a first initialization signal to a gate terminal of a first initialization transistor to initialize the first output transistor, independently from a second initialization signal input to a gate terminal of the second initialization transistor.
- The electronic device of claim 1, wherein the display driving circuit compensates for a device characteristic of the first output transistor by using a compensation transistor connected between the first gate terminal of the first output transistor and a drain terminal of the first output transistor.
- The electronic device of claim 1, wherein the second output transistor is a P-channel Metal Oxide Semiconductor Field Effect Transistor (PMOSFET), and
wherein the display driving circuit initializes the second output transistor such that the second output transistor is turned on, before the light is emitted from the light emitting element. - The electronic device of claim 1, wherein the second output transistor is a N-channel Metal Oxide Semiconductor Field Effect Transistor (NMOSFET), and
wherein the display driving circuit initializes the second output transistor, such that the second output transistor is turned off, before the light is emitted from the light emitting element. - A method for driving a display of an electronic device including the display, the method comprising:storing grayscale data for one frame in a first gate terminal of a first output transistor in a first circuit block included in a sub-pixel of the display, through a display driving circuit of the electronic device;inputting, into the first gate terminal of the first output transistor, a control signal having potential changed over time;changing a voltage of a second gate terminal of a second output transistor in a second circuit block included in the sub-pixel, as the first output transistor receives the control signal;controlling a time for emitting light of the light emitting element included in the sub-pixel, by adjusting a time in which the second output transistor is turned on; andcontrolling the second gate terminal at least twice, by applying an initialization voltage to the second gate terminal at least twice during one frame through a second initialization transistor connected to the second gate terminal.
- The method of claim 11, further comprising:
controlling the light emitting element to emit light at least twice, for the one frame based on the grayscale data for the one frame through the display driving circuit. - The method of claim 11, further comprising:
controlling a time for applying a bias of the second output transistor by adjusting the time in which the second initialization transistor is turned on through the display driving circuit. - The method of claim 11, further comprising:
reflecting a compensation value for a device characteristic of the second output transistor in the grayscale data through the display driving circuit. - The method of claim 14, wherein information about the device characteristic of the second output transistor is stored in a memory of the electronic device.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020210053216A KR20220146220A (en) | 2021-04-23 | 2021-04-23 | Electronic device including display and method of operation therof |
PCT/KR2022/005366 WO2022225253A1 (en) | 2021-04-23 | 2022-04-13 | Electronic device comprising display, and operation method therefor |
Publications (2)
Publication Number | Publication Date |
---|---|
EP4310824A1 true EP4310824A1 (en) | 2024-01-24 |
EP4310824A4 EP4310824A4 (en) | 2024-06-26 |
Family
ID=83722519
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP22791953.7A Pending EP4310824A4 (en) | 2021-04-23 | 2022-04-13 | Electronic device comprising display, and operation method therefor |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP4310824A4 (en) |
KR (1) | KR20220146220A (en) |
WO (1) | WO2022225253A1 (en) |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004246320A (en) * | 2003-01-20 | 2004-09-02 | Sanyo Electric Co Ltd | Active matrix drive type display device |
JP2013076812A (en) * | 2011-09-30 | 2013-04-25 | Sony Corp | Pixel circuit, pixel circuit driving method, display apparatus, and electronic device |
JP2015011274A (en) * | 2013-07-01 | 2015-01-19 | 三星ディスプレイ株式會社Samsung Display Co.,Ltd. | Light-emitting display device and method for driving the same |
KR102401421B1 (en) * | 2015-09-22 | 2022-05-23 | 엘지디스플레이 주식회사 | Curvature adjusting organic light emitting diode display and drving method thereof |
KR102538488B1 (en) * | 2018-10-04 | 2023-06-01 | 삼성전자주식회사 | Display panel and driving method of the display panel |
KR102256737B1 (en) * | 2018-11-13 | 2021-05-31 | 주식회사 사피엔반도체 | Pixel and Display comprising pixels |
KR20200144039A (en) * | 2019-06-17 | 2020-12-28 | 삼성전자주식회사 | Display mudule and driving method thereof |
WO2021137663A1 (en) * | 2020-01-03 | 2021-07-08 | Samsung Electronics Co., Ltd. | Display module |
-
2021
- 2021-04-23 KR KR1020210053216A patent/KR20220146220A/en active Search and Examination
-
2022
- 2022-04-13 EP EP22791953.7A patent/EP4310824A4/en active Pending
- 2022-04-13 WO PCT/KR2022/005366 patent/WO2022225253A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
WO2022225253A1 (en) | 2022-10-27 |
KR20220146220A (en) | 2022-11-01 |
EP4310824A4 (en) | 2024-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11688341B2 (en) | Method of controlling the transition between different refresh rates on a display device | |
US10916200B2 (en) | Display device including scan driver for driving display panel in which empty area enclosed by display area is formed | |
CN111357042B (en) | Display device and method for controlling independently by pixel group | |
US20230335064A1 (en) | Electronic device for driving plurality of display areas of display at different driving frequencies | |
US20230343299A1 (en) | Electronic device and control method thereof | |
US20240105142A1 (en) | Electronic device, method, and non-transitory computer readable storage medium identifying brightness level according to on pixel ratio | |
US11842670B2 (en) | Electronic device for dynamically adjusting refresh rate of display | |
US12039131B2 (en) | Electronic device and method for controlling touch function | |
EP4310824A1 (en) | Electronic device comprising display, and operation method therefor | |
US11741870B2 (en) | Electronic device, method, and computer-readable storage medium for reducing afterimage in display area | |
KR20220164431A (en) | Electronic device including a touchscreen and method of operating the same | |
US20220293025A1 (en) | Electronic device and method of operating the same | |
US12008956B2 (en) | Electronic device and method capable of reducing afterimage of display | |
US20240021128A1 (en) | Method for driving display at multiple driving frequencies and electronic device performing same | |
US20240112620A1 (en) | Electronic device including display driver circuit adaptively storing image | |
EP4307286A1 (en) | Electronic device including organic light emitting display device | |
US20240112609A1 (en) | Electronic device controlling pulse signal from processor to display | |
KR20240047281A (en) | Electronic device including display drive circuit controlling clock rate | |
US20230114167A1 (en) | Electronic device and synchronization method based on display driving signal in electronic device | |
EP4350678A1 (en) | Electronic apparatus and method for changing refresh rate | |
KR20230149688A (en) | Electronic device and method for swapping gamma voltage for discharging of pixel | |
KR20230158375A (en) | Electronic device and method of operating the same | |
US20240112618A1 (en) | Electronic device and method controlling signal provided to processor | |
KR20240083774A (en) | Electronic device for adaptive scan of image | |
KR20220170610A (en) | Electronic device for controlling different display areas based on different emission signals and method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20231017 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20240527 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G09G 3/20 20060101ALI20240521BHEP Ipc: G09G 3/3233 20160101ALI20240521BHEP Ipc: G09G 3/32 20160101AFI20240521BHEP |