EP3817079B1 - Display panel, electronic device including same, and method for manufacturing display panel - Google Patents
Display panel, electronic device including same, and method for manufacturing display panel Download PDFInfo
- Publication number
- EP3817079B1 EP3817079B1 EP19826292.5A EP19826292A EP3817079B1 EP 3817079 B1 EP3817079 B1 EP 3817079B1 EP 19826292 A EP19826292 A EP 19826292A EP 3817079 B1 EP3817079 B1 EP 3817079B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- insulating layer
- layer
- display
- display panel
- disposed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 52
- 238000004519 manufacturing process Methods 0.000 title claims description 14
- 239000010410 layer Substances 0.000 claims description 459
- 239000012044 organic layer Substances 0.000 claims description 85
- 239000000758 substrate Substances 0.000 claims description 39
- 239000010409 thin film Substances 0.000 claims description 38
- 230000002093 peripheral effect Effects 0.000 claims description 34
- 239000000463 material Substances 0.000 claims description 26
- 238000005538 encapsulation Methods 0.000 claims description 14
- 238000000059 patterning Methods 0.000 claims description 12
- 230000008569 process Effects 0.000 description 36
- 239000011368 organic material Substances 0.000 description 19
- 238000000151 deposition Methods 0.000 description 18
- 101150075681 SCL1 gene Proteins 0.000 description 17
- 230000005540 biological transmission Effects 0.000 description 17
- 239000000470 constituent Substances 0.000 description 17
- 239000004065 semiconductor Substances 0.000 description 12
- 239000007788 liquid Substances 0.000 description 10
- 230000004308 accommodation Effects 0.000 description 8
- 101000945096 Homo sapiens Ribosomal protein S6 kinase alpha-5 Proteins 0.000 description 7
- 102100033645 Ribosomal protein S6 kinase alpha-5 Human genes 0.000 description 7
- 239000003990 capacitor Substances 0.000 description 7
- 239000004020 conductor Substances 0.000 description 7
- 229910010272 inorganic material Inorganic materials 0.000 description 7
- 239000011147 inorganic material Substances 0.000 description 7
- 125000006850 spacer group Chemical group 0.000 description 7
- 230000007480 spreading Effects 0.000 description 7
- 238000003892 spreading Methods 0.000 description 7
- 102100033814 Alanine aminotransferase 2 Human genes 0.000 description 6
- 101710096000 Alanine aminotransferase 2 Proteins 0.000 description 6
- 238000004891 communication Methods 0.000 description 6
- 238000005530 etching Methods 0.000 description 5
- 239000011810 insulating material Substances 0.000 description 5
- 102100036475 Alanine aminotransferase 1 Human genes 0.000 description 4
- 101710096214 Alanine aminotransferase 1 Proteins 0.000 description 4
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 238000005137 deposition process Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000011521 glass Substances 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 230000005236 sound signal Effects 0.000 description 4
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 239000002985 plastic film Substances 0.000 description 3
- 229920006255 plastic film Polymers 0.000 description 3
- 239000004642 Polyimide Substances 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 238000005229 chemical vapour deposition Methods 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000011109 contamination Methods 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 230000000994 depressogenic effect Effects 0.000 description 2
- 239000012774 insulation material Substances 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 239000004033 plastic Substances 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000007650 screen-printing Methods 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 238000002207 thermal evaporation Methods 0.000 description 2
- 101100214488 Solanum lycopersicum TFT2 gene Proteins 0.000 description 1
- 239000012790 adhesive layer Substances 0.000 description 1
- 239000003086 colorant Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000005553 drilling Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000005289 physical deposition Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- 238000002834 transmittance Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K50/00—Organic light-emitting devices
- H10K50/80—Constructional details
- H10K50/84—Passivation; Containers; Encapsulations
- H10K50/844—Encapsulations
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/122—Pixel-defining structures or layers, e.g. banks
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/124—Insulating layers formed between TFT elements and OLED elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/80—Constructional details
- H10K59/87—Passivation; Containers; Encapsulations
- H10K59/873—Encapsulations
- H10K59/8731—Encapsulations multilayered coatings having a repetitive structure, e.g. having multiple organic-inorganic bilayers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
- H10K71/10—Deposition of organic active material
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K77/00—Constructional details of devices covered by this subclass and not covered by groups H10K10/80, H10K30/80, H10K50/80 or H10K59/80
- H10K77/10—Substrates, e.g. flexible substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/1201—Manufacture or treatment
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K59/00—Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
- H10K59/10—OLED displays
- H10K59/12—Active-matrix OLED [AMOLED] displays
- H10K59/131—Interconnections, e.g. wiring lines or terminals
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/549—Organic PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the present invention relates to a display panel and a method for manufacturing the same, and more particularly, to a display panel having improved reliability and a method for manufacturing the same.
- An organic light emitting display panel includes an organic light emitting element.
- the organic light emitting element may be vulnerable to moisture or oxygen and thus may be easily damaged.
- the organic light emitting display device may be improved in reliability and lifetime.
- an object of the present invention is to provide a display panel having improved process reliability and a method for manufacturing the same.
- a display panel includes: a base substrate having a front surface and a rear surface and including a hole area in which a through-hole passing through the front surface and the rear surface and a groove part surrounding the through-hole and recessed from the front surface is defined, an active area surrounding the hole area, and a peripheral area adjacent to the active area; a circuit layer including a first circuit insulating layer disposed on the base substrate, a second circuit insulating layer disposed on the first circuit insulating layer, and a thin film transistor disposed on the active area; a display layer including a first display insulating layer disposed on the circuit layer, a second display insulating layer disposed on the first display insulating layer, and a light emitting element disposed on the active area and connected to the thin film transistor; a guide pattern disposed on the circuit layer and disposed between the light emitting element and the groove part and including a plurality of patterns spaced apart from each other and radially arranged around the through-hole;
- the guide pattern may be a recess pattern defined in at least one of the first display insulating layer or the second display insulating layer.
- the guide pattern may be defined in the second display insulating layer and spaced apart from the first display insulating layer.
- the guide pattern may include: a first guide pattern defined in the second display insulating layer and recessed from a top surface of the second display insulating layer; and a second guide pattern defined in the first display insulating layer and recessed from a top surface of the first display insulating layer, wherein the first guide pattern and the second guide pattern may be spaced apart from each other when viewed on a plane.
- the guide pattern may include a plurality of island patterns spaced apart from each other when viewed on a plane.
- the island patterns may be radially aligned from a center of the through-hole.
- the island patterns may be randomly arranged.
- the guide pattern may have a closed line shape surrounding the groove part when viewed on a plane.
- the closed line shape may comprise a circle, an ellips, and a polygonal shape.
- the groove part may have an under-cut shape on a cross-section.
- the groove part may include: a first groove part adjacent to the through-hole; and a second groove part disposed between the first groove part and the guide pattern to surround the first groove part, wherein each of an inner surface of the first groove part and an inner surface of the second groove part may be covered by the first inorganic layer.
- a method for manufacturing a display panel according to an embodiment of the present invention as defined in independent claim 19 includes: forming circuit layer including a first circuit insulating layer, a second circuit insulating layer, and a thin film transistor on a base substrate which are divided into a hole area and an active area surrounding the hole area, when viewed on a plane; forming a first display insulating layer and a second display insulating layer on the circuit layer; forming a groove part at the base substrate; and patterning at least one of the first preliminary display insulating layer or the second preliminary display insulating layer to form a guide including a plurality of patterns spaced apart from each other and radially arranged around the through-hole.
- the method may further include forming a mask including a first open part exposing a portion of the hole area of the base substrate and a second open part exposing a portion of the hole area of the second display insulating layer, wherein the groove part may be formed by removing a portion of an area exposed through the first open part, and the groove pattern may be formed by removing a portion of an area exposed through the second open part.
- FIG. 1 is a perspective view of an electronic apparatus according to an embodiment of the present invention.
- FIG. 2A is an exploded perspective view of the electronic apparatus of FIG. 1 .
- FIG. 2B is a block diagram of the electronic apparatus of FIG. 1 .
- an electronic apparatus according to an embodiment of the present invention will be described with reference to FIGS. 1 to 2B .
- the electronic apparatus EA may provide a display surface that displays an image IM on a front surface thereof.
- the display surface may be defined in parallel to a surface defined by a first direction DR1 and a second direction DR2.
- the display surface may include a transmission area TA and a bezel area BZA adjacent to the transmission area TA.
- the electronic panel 100 may display the image IM or sense an input applied from the outside.
- the electronic panel 100 may include a display unit DPU displaying the image IM and an input sensing unit ISU sensing the external input.
- the input sensing unit ISU senses an input applied from the outside.
- the external input includes various types of external inputs such as a portion of user's body, light, heat, a pressure, or the like.
- the external input may be an input applied to the window member 200.
- the input sensing unit ISU may be omitted.
- the electronic panel 100 hereinafter, referred to as a display panel
- the input sensing unit ISU is omitted will be exemplarily described.
- the peripheral area NDA may be an area covered by the bezel area BZA.
- the peripheral area NDA is adjacent to the active area DA.
- the peripheral area NDA may surround the active area DA.
- a driving circuit or a driving line for driving the active area DA may be disposed on the peripheral area NDA.
- the window member 200 may be divided into a transmission area TA and a bezel area BZA.
- the transmission area TA may be an area through which incident light is transmitted.
- the transmission area TA may have a shape corresponding to that of the active area DA.
- the transmission area TA overlaps an entire surface or at least a portion of the active area DA.
- the image IM displayed on the active area DA of the display panel 100 may be visible through the transmission area TA from the outside.
- the bezel area BZA may be an area HA having light transmittance that is relatively less than that of the transmission area TA.
- the bezel area BZA defines a shape of the transmission area TA.
- the bezel area BZA may be disposed adjacent to the transmission area TA to surround the transmission area TA.
- the accommodation member 400 may be coupled to the window member 200.
- the accommodation member 400 may be provided on the rear surface of the electronic apparatus EA.
- the accommodation member 400 be coupled to the window member 200 to define an inner space.
- the first electronic module EM1 and the second electronic module EM2 may include various functional modules for driving the electronic apparatus EA.
- the first electronic module EM1 may be directly mounted on a mother board electrically connected to the display panel 100 or may be mounted on a separate board and electrically connected to the mother board through a connector (not shown).
- the wireless communication module TM may transmit/receive a wireless signal to/from the other terminal by using Bluetooth or Wi-Fi line.
- the wireless communication module TM may transmit/receive an audio signal by using a general communication line.
- the wireless communication module TM includes a transmitter TM1 modulating and transmitting a signal to be transmitted and a receiver TM2 demodulating the received signal.
- the image input module IIM processes the image signal to convert the processed image signal into image data that is capable of being displayed on the display panel 100.
- the audio input module AIM receives external audio signals by using a microphone during recording mode or a voice recognition mode to convert the received audio signal into electrical sound data.
- the external interface PMIF serves as an interface connected to an external charger, a wired/wireless data port, and a card socket (for example, a memory card and a SIM/UIM card).
- a card socket for example, a memory card and a SIM/UIM card.
- the second electronic module EM2 may include an audio output module AOM, a light emitting module LM, a light receiving module LRM, and a camera module CMM.
- the above-described constituents may be directly mounted on the mother board, may be mounted on a separate board and electrically connected to the display panel 100 through a connector (not shown), or may be electrically connected to the first electronic module EM1.
- the audio output module AOM converts audio data received from the wireless communication module TM or audio data stored in the memory MM to output the converted audio data to the outside.
- the light emitting module LM generates and outputs light.
- the light emitting module LM may output infrared rays.
- the light emitting module LM may include an LED.
- the light receiving module LRM may sense the infrared rays.
- the light receiving module LRM may be activated when infrared rays having a predetermined level or more is sensed.
- the light receiving module LRM may include a CMOS sensor.
- the infrared rays generated in the light emitting module LM may be outputted and then be reflected by an external object (for example, a user's finger or face), and the reflected infrared rays may be incident into the light receiving module LRM.
- the camera module CMM photographs an external image.
- the electronic module 300 may include a plurality of modules among modules constituting the first electronic module EM1 and the second electronic module EM2, but is not limited to any one embodiment.
- the electronic apparatus EA according to an embodiment of the present invention may further include a transparent member disposed between the electronic module 300 and the display panel 100.
- the transparent member may be an optically transparent film so that the external input transmitted through the module hole MH passes through the transparent member and is transmitted to the electronic module 300.
- the transparent member may be attached to the rear surface of the display panel 100 or be disposed between the display panel 100 and the electronic module 300 without an adhesive layer.
- the electronic apparatus EA according to an embodiment of the present invention may have various shapes, but is not limited to any one embodiment.
- the capacitor CAP is connected to the first thin film transistor TR1 and the power line VDD.
- the capacitor CAP charges electrical charges by an amount corresponding to a difference between the data signal received from the first thin film transistor TR1 and a first power voltage applied to the first power line VDD.
- the second thin film transistor TR2 is connected to the first thin film transistor TR1, the capacitor CAP, and the light emitting element OD.
- the second thin film transistor TR2 controls driving current flowing through the light emitting element OD to correspond to an amount of charges stored in the capacitor CAP.
- a turn-on time of the second thin film transistor TFT2 may be determined according to the amount of charges charged in the capacitor CAP.
- the second thin film transistor TR2 provides the first power voltage transmitted through the power line VDD during the turn-on time to the light emitting element OD.
- the second display insulating layer 32 is disposed on the first display insulating layer 31.
- An opening may be defined in the second display insulating layer 32.
- the opening may expose at least a portion of the first electrode E1.
- the second display insulating layer 32 may be a pixel defining layer.
- the second electrode E2 may include a transmissive conductive material or a transflective conductive material.
- light generated in the emission layer EL may be easily emitted in the third direction DR3 through the second electrode E2.
- the light emitting element OD may be driven in a bottom emission manner including a transmissive or semi-transmissive material or may be driven in a double-side emission manner in which light is emitted from all of the front and rear surfaces, but is not limited to any one embodiment.
- the peripheral dam part DM may be disposed at a position covering a portion of the power connection pattern E-VSS.
- the peripheral dam part DM2 may have a multilayered structure including a first layer DM2-L1 and a second layer DM2-L2.
- FIGS. 4A and 4B are plan views illustrating an area XX' of FIG. 2A .
- some constituents are omitted in FIGS. 4A and 4B .
- the guide pattern GPT and the organic layer 42 are omitted in FIG. 4A , and signal lines in FIG. 4B .
- the present invention will be described with reference to FIGS. 4A and 4B .
- the same reference numeral may be given to components that are the same as those of FIGS. 1 to 3B , and their detailed descriptions will be omitted.
- the signal lines SCL1 and SCL2 are connected to the pixels PX-A1, PX-A2, PX-B1, and PX-B2 via the line area LA.
- two signal lines SCL1 and SCL2 and four pixels PX-A1, PX-A2, PX-B1, and PX-B2 connected to the two signal lines SCL1 and SCL2 are exemplarily illustrated for convenience of description.
- the first pixel PX-A1 and the second pixel PX-A2 are connected through the first signal line SCL1 to receive the same electrical signal.
- the first signal line SCL1 may correspond to the gate line GL (see FIG. 3A ) illustrated in FIG. 3A .
- the first pixel PX-A1 and the second pixel PX-A2 which are spaced apart from each other with the module hole MH therebetween, may be turned on/off by substantially the same gate signal.
- the second signal line SCL2 is connected to each of the third and fourth pixels PX-B1 and PX-B2 that are spaced apart from each other with the hole area PA therebetween.
- the third pixel PX-B1 and the fourth pixel PX-B2 may be pixels constituting the same column.
- the first signal line SCL1 connected to the third pixel PX-B1 is connected to the fourth pixel PX-B2 via the line area LA of the hole area PA.
- the groove pattern GV may not pass through the display panel 100 unlike the module hole MH. Thus, the groove pattern GV may not open a rear surface of at least the insulating substrate 10.
- the groove pattern GV may surround the module hole MH.
- the groove GV may have a closed line shape surrounding the module hole MH.
- the groove pattern GV is illustrated in the shape of a circular closed line.
- this is merely an example.
- the groove pattern GV may have various closed line shapes such as a polygon shape or an oval shape, but is not limited to any one embodiment.
- the guide pattern GPT may be disposed between the pixels PX-A1, PX-A2, PX-B1, and PX-B2 and the groove pattern GV when viewed on the plane.
- the guide pattern GPT may be disposed on the line area LA.
- the guide pattern GPT includes a plurality of patterns GPTs spaced apart from each other.
- the patterns GPTs are radially arranged around the module hole MH.
- the patterns GPTs are illustrated as being arranged four by four in a direction from the center of the module hole MH toward the active area.
- the patterns GTPs may be arranged in various numbers and is not limited to any one embodiment.
- the guide pattern GPT improves uniformity in spreading of the organic layer 42.
- the organic layer 42 is shaded for convenience of description.
- the organic layer 42 is illustrated as being provided on the line area LA.
- the organic layer 42 may be provided to extend up to the groove area GA, but is not limited to any one embodiment.
- the organic layer 42 covers the guide pattern GPT. When viewed on the plane, the organic layer 42 and the guide pattern GPT may overlap each other.
- the organic layer 42 may be provided to have an even thickness on the hole area PA by the guide pattern GPT. Also, an area on which the organic layer 42 is provided in the hole area PA may be evenly distributed by the guide pattern GPT.
- the organic layer 42 is uniformly spread in the hole area PA, an area occupied by the organic layer 42 in the hole area PA may be easily designed.
- the organic layer may be prevented from excessively overflowing to the groove area via the line area LA.
- the organic layer 42 may be stably provided in the hole area PA, in particular, the line area LA.
- FIG. 5A is a cross-sectional view taken along line II-II' of FIG. 2A
- FIG. 5B is a cross-sectional view illustrating a portion of constituents of FIG. 5A .
- FIGS. 5A and 5B some areas are enlarged or reduced.
- the present invention will be described with reference to FIGS. 5a and 5B .
- the module hole MH is spaced apart from the pixels disposed on the active area DA and also disposed in the hole area PA.
- the module hole MH may be defined in a center of the hole area PA.
- the module hole MH may be a through-hole passing through the display panel 100.
- the module hole MH passes through the constituents disposed in the hole area PA among the constituents of the display panel 100.
- the module hole MH be defined by passing through the base layer 11, the auxiliary layer 12, the first circuit insulating layer 21, the second circuit insulating layer 22, the first display insulating layer 31, the second display insulating layer 32, the control layer OL, the second electrode E2, the first inorganic layer 41, and the second inorganic layer 43.
- an inner surface MH-IS of the module hole MH may be defined by a cross-section 11-E of the base layer, a cross-section 12-E of the auxiliary layer, a cross-section 21-E of the first insulating layer, a cross-section 22-E of the second insulating layer, a cross-section 31-E of the first display insulating layer, the cross-section 32-E of the second display insulating layer, a cross-section OL-E of the control layer, a cross-section E2-E of the second electrode, a cross-section 41-E of the first inorganic layer, and a cross section 43-E of the second inorganic layer.
- the groove pattern GV may be defined on the groove area GA surrounding the module hole MH, and the guide pattern GPT may be defined on the line area LA surrounding the groove pattern GV.
- the groove pattern GV and the guide pattern GPT will be described in detail with reference to FIG. 5B .
- the groove pattern GV may be disposed to correspond to a groove part HM of the insulating substrate 10.
- the groove pattern GV may have a position on the plane corresponding to the groove part HM and a shape in a cross-section. That is, a predetermined recessed space provided by the groove pattern GV may be similar in position and shape to the recessed space provided by the groove part HM.
- the groove pattern GV may be provided by covering an inner surface of the groove part HM by at least one of the first inorganic layer 41 or the second inorganic layer 43.
- a portion of the first inorganic layer 41 or the second inorganic layer 43 that covers the inner surface of the groove part HM may be recessed rather than a portion covering the periphery of the groove part HM to provide the groove pattern GV having a predetermined recessed space.
- the first inorganic layer 41 covers the inner surface of the groove part HM and defines the inner surface of the groove pattern GV. Accordingly, the inner surface of the groove pattern GV may have a shape corresponding to that of the inner surface of the groove part HM.
- the groove pattern GV is illustrated as the groove part HM covered by the first inorganic layer 41 and the second inorganic layer 43.
- the groove part HM may be provided by passing through remaining constituents except for only a portion of the base layer 11 of the insulating substrate 10.
- the groove part HM may include a first portion H1 disposed on the auxiliary layer 12 and a second portion H2 disposed on the base layer 11.
- the first portion H1 may be a through-hole passing through the auxiliary layer 12.
- the first portion H1 may define an inlet portion of the groove part HM.
- the second part H2 may be a recess pattern provided by removing a portion of the base layer 11.
- the second portion H2 is provided to be recessed from a top surface of the base layer 11.
- the top surface of the base layer 11 may be a surface in contact with the auxiliary layer 12.
- a shape or depth of the groove part HM may vary according to a layer configuration of the insulating substrate 10, but is not limited to any one embodiment.
- the base layer 11 may be provided by being relatively under-cut with respect to the auxiliary layer 12.
- the groove part HM may have an under-cut shape so that an end of the auxiliary layer 12 defines a tip part TP protruding toward the inside of the groove part HM.
- a width of the first portion H1 may be less than that of an upper side of the second portion H2.
- the tip part TP defining the first portion H1 of the auxiliary layer 12 may overlap the second portion H2 when viewed from the plane.
- the display panel 100 according to an embodiment of the present invention may have various layer structures as long as the tip part TP is provided in the groove part HM, but is not limited to any one embodiment.
- the first inorganic layer 41 covers the inner surface of the groove part HM. Particularly, the first inorganic layer 41 covers an inner side of the first portion H1 and an inner side of the second portion H2, which constitute the groove part HM.
- the second inorganic layer 43 is disposed along the first inorganic layer 41.
- the tip part TP may provide the groove pattern GV while being covered by the first and second inorganic layers 41 and 43.
- the organic layer 42 is disposed on the light emitting element OD.
- the organic layer 42 may be spaced apart from the groove pattern GV.
- the organic layer 42 may be disposed on the guide pattern GPT and sealed by the first inorganic layer 41 and the second inorganic layer 43. Accordingly, a spaced distance between the organic layer 42 and the module hole MH, which may act as a moving path through which external contamination/moisture permeated from the module hole MH, may increase to prevent the display panel from being damaged by the external contamination, thereby improving process reliability of the display panel 100.
- the organic layer 42 may extend up to the groove area GA in which the groove pattern GV is disposed to fill at least a portion of the groove pattern GV.
- the organic layer 42 may support the tip part TP by filling the inside of the groove pattern GV. Accordingly, damage of the tip part TP due to the protruding shape of the tip part TP may be prevented to improve durability of the display panel 100.
- the display panel 100 according to an embodiment of the present invention may include various embodiments, but is not limited to one embodiment.
- control layer OL and the second electrode E2 may be formed after the auxiliary layer 12 and a portion of the first circuit insulating layer 21 are removed.
- the control layer OL and the second electrode E2 may be provided through a deposition process.
- the control layer OL and the second electrode E2 may cover cross-sections through which the auxiliary layer 12 passes. Thereafter, the control layer OL and the second electrode E2 may be covered by the first inorganic layer 41.
- the display panel 100 may further include a predetermined additional organic pattern OL-P disposed in the groove part HM.
- the additional organic pattern OL-P may include the same material as at least one of the control layer OL or the second electrode E2.
- the additional organic pattern OL-P may be spaced apart from the control layer OL and the second electrode E2 and disposed in the groove HM and also may be covered by the first inorganic layer 41 so as not to be exposed to the outside.
- the guide pattern GPT may be disposed between the light emitting element OD and the groove pattern GV when viewed on the plane.
- the guide pattern GPT may be a recess pattern defined in at least one of the first display insulating layer 31 or the second display insulating layer 32.
- the guide pattern GPT may be constituted by the patterns GPTs, each of which is recessed from a top surface of the second display insulating layer 32.
- the patterns GPTs is illustrated as recess patterns having the same width and the same depth.
- the widths or depths of the patterns GPTs may be different from each other according to a process error or process design, but are not limited to any one embodiment.
- control layer OL, the second electrode E2, and the first inorganic layer 41 may be disposed along an inner surface of each of the patterns GPTs.
- the control layer OL, the second electrode E2, and the first inorganic layer 41 may be stably maintained.
- FIGS. 6A to 6C are cross-sectional views illustrating display panels according to an embodiment of the present invention. For convenience of description, areas corresponding to the area illustrated in FIG. 5B are illustrated. Hereinafter, the present disclosure will be described with reference to FIGS. 6A to 6C .
- a guide pattern GPT-1 may be a recess pattern defined in the second display insulating layer 32.
- the guide pattern GPT-1 has a shape recessed from the top surface of the second display insulating layer 32.
- a guide pattern GPT-3 may be a recess pattern defined in each of the first display insulating layer 31 and the second display insulating layer 32.
- the guide pattern GPT-3 may include a first recess pattern GPTa defined in the second display insulating layer 32 and a second recess pattern GPTb defined in the first display insulating layer 31.
- guide patterns GPT-R1 and GPT-R2 may be protruding patterns spaced apart from at least one of the first display insulating layer 31 and the second display insulating layer 32 when viewed on the plane.
- Each of the guide patterns GPT-R1 and GPT-R2 illustrated in FIGS. 7A and 7B may have a configuration that is independent and separable from the insulating layers 31 and 32 of the display layer.
- the guide pattern GPT-R1 may have a space that is spaced apart from the first display insulating layer 31 and the second display insulating layer 32 and protrudes from the top surface of the second circuit insulating layer 22.
- the guide pattern GPT-R1 may be a laminated structure including a first layer R1 and a second layer R2.
- the first layer R1 may be disposed on the same layer as the first display insulating layer 31 and may include the same material as the first display insulating layer 31.
- the second layer R2 may be disposed on the first layer R1, disposed on the same layer as the second display insulating layer 32, and include the same material as the second display insulating layer 32.
- the organic layer 42 may cover the guide pattern GPT-R1. At least a portion of the organic layer 42 may be filled in a space IV1 between the plurality of protruding patterns constituting the guide pattern GPT-R1 or a space between the guide pattern GPT-R1 and the display insulating layer 30.
- the guide pattern GPT-R1 may allow an area, on which the organic layer 42 is formed, to be freely designed by controlling the spreadability of the organic layer 42.
- the guide pattern GPT-R2 may include a protruding pattern disposed on the first display insulating layer 31 and spaced apart from the second display insulating layer 32.
- the guide pattern GPT-R2 has a shape that protrudes from the top surface of the first display insulating layer 31 and is spaced apart from the second display insulating layer 32.
- At least a portion of the organic layer 42 may be filled in a space IV2 between the plurality of protruding patterns constituting the guide pattern GPT-R2 or a space between the guide pattern GPT-R2 and the second display insulating layer 32.
- the guide pattern GPT-R2 may allow an area, on which the organic layer 42 is formed, to be freely designed by controlling the spreadability of the organic layer 42.
- FIGS. 8A to 8D are schematic plan views illustrating partial areas of the display panels according to an embodiment of the present invention.
- FIGS. 8A to 8D an area corresponding to the hole area PA (see FIG. 4B ) of the areas illustrated in FIG. 4B is schematically illustrated.
- the present invention will be described with reference to FIGS. 6A to 6D.
- the same reference numeral may be given to components that are the same as those of FIGS. 1 to 7 , and their detailed descriptions will be omitted.
- a guide pattern GPT-C may be constituted by closed line-shaped patterns GPTs-C spaced apart from each other.
- Each of the closed line-shaped patterns GPTs-C may surround the module hole MH.
- Each of the closed line-shaped patterns GPTs-C may have a circular shape corresponding to the module hole MH.
- each of the closed line-shaped patterns GPTs-D constituting the guide pattern GPT-D may have a shape different from that of the module hole MH.
- each of the closed line-shaped patterns GPTs-D is illustrated as having a polygonal shape.
- each of the closed line-shaped patterns GPTs-D is illustrated as having a similar shape.
- each of the closed line-shaped patterns GPTs-D has a hexagonal shape.
- the closed line-shaped patterns GPTs-D may have different shapes from each other, but are not limited to any one embodiment.
- Guide patterns GPT-C and GPT-D may be configured as a single closed line-shaped pattern or three or more closed line-shaped patterns, but are not limited to any one embodiment.
- FIGS. 9A to 9C are cross-sectional views illustrating partial areas of the display panels according to an embodiment of the present invention.
- the present invention will be described with reference to FIGS. 9a to 9E.
- the same reference numeral may be given to components that are the same as those of FIGS. 1 to 8d , and their detailed descriptions will be omitted.
- a display panel 100-1 may include a plurality of groove patterns GV1 and GV2.
- the groove patterns GV1 and GV2 may include a first groove pattern GV1 and a second groove pattern GV2, which are spaced apart from each other when viewed on the plane.
- the first groove pattern GV1 surrounds the module hole MH.
- the first groove pattern GV1 may be a groove pattern closer to the module hole MH among the first and second groove patterns GV1 and GV2.
- the first groove pattern GV1 may correspond to a first groove part HM1 defined in a substrate 10-1.
- a recessed space of the first groove pattern GV1 may be provided by the first inorganic layer 41 and the second inorganic layer 43, which cover an inner surface of the first groove part HM1.
- the second groove pattern GV2 surrounds the first groove pattern GV1.
- the second groove pattern GV2 may be a groove pattern closer to the active area DA among the first and second groove patterns GV1 and GV2.
- the second groove pattern GV2 may correspond to a second groove part HM2 defined in a substrate 10-1.
- the recessed space of the second groove pattern GV2 may be provided by the first inorganic layer 41 covering an inner surface of the second groove part HM2.
- the second groove pattern GV2 may be filled with the organic layer 42, and the first groove pattern GV1 may be exposed from the organic layer 42.
- the organic layer 42 may overlap the second groove part HM2 and may be spaced apart from the first groove part HM1.
- the display panel 100-1 may further include a hole dam part DM-H (hereinafter, referred to as a dam part).
- the dam part DM-H may be disposed in the hole area PA and may be disposed between the first groove pattern GV1 and the second groove pattern GV2.
- the dam part DM-H may be disposed on the same layer as the first display insulating layer 31 or on the same layer as the second display insulating layer 32.
- the dam part DM-H may control the spreading of the organic layer 42 so that the organic layer 42 does not extend to the first groove pattern GV1.
- the filling pattern FL may include a material different from that of the organic layers 42 and 42-F.
- the display panels 100-1, 100-2, and 100-3 according to an embodiment of the present invention may include various embodiments, but are not limited to any one embodiment.
- FIGS. 10A to 10I are schematic cross-sectional views illustrating a method for manufacturing a display panel according to an embodiment of the present invention.
- FIGS. 10A to 10I illustrate cross-sectional views in an area corresponding to the area illustrated in FIG. 5A for convenience of description.
- the present invention will be described with reference to FIGS. 10A to 10I .
- the same reference numeral may be given to components that are the same as those of FIGS. 1 to 9B , and their detailed descriptions will be omitted.
- a thin film transistor TR Before the preliminary display layer 30-I is formed, a thin film transistor TR, a plurality of signal lines SCL1 and SCL2, a first preliminary circuit insulating layer 21-I, and a second preliminary circuit insulating layer 22-I may be formed.
- the thin film transistor TR includes a semiconductor pattern SP formed by depositing/patterning a semiconductor material, and a control electrode CE, an input electrode IE, and an output electrode OE, which are respectively formed by depositing/patterning a conductive material.
- the guide pattern GPT is formed on the hole area PA.
- the guide pattern GPT may be formed on the line area LA by being spaced apart from the active area DA.
- the guide pattern GPT may be formed by removing at least a portion of the second preliminary display insulating layer 32-I.
- an auxiliary layer 12 is formed by etching the preliminary auxiliary layer 12-I using the mask MSK.
- the first portion H1 exposes a top surface of the preliminary base layer 11-I.
- the organic layer 42 is formed by dropping a liquid organic material onto the active area DA and controlling the spreading of the dropped organic material.
- the dropped organic material may be spread from the active area DA toward the hole area PA in a direction of an arrow to come into contact with the guide pattern GPT.
- the dropped organic material may fill at least a portion of the guide pattern GPT, or the spread path may be controlled by the guide pattern GPT so that the dropped organic material is evenly spread over an entire surface of the line area LA.
- the guide pattern GPT may be further provided to stably design the area one which the organic layer 42 is formed.
- the module hole MH is formed in the hole area PA.
- the module hole MH may be formed to pass through the display panel 100.
- the base layer 11, the auxiliary layer 12, the first circuit insulating layer 21, the second circuit insulating layer 22, the first display insulating layer 31, the second display insulating layer 32, the control layer OL, the second electrode E2, the first inorganic layer 41, and the second inorganic layer 43, which are disposed in the hold area PA, may be penetrated by laser or drilling.
- a mask MSK1 is formed on the preliminary insulating substrate 10-I1.
- the mask MSK1 may be formed to overlap the hole area PA and the active area DA and may be formed by depositing/patterning an inorganic material.
- the mask MSK1 may be made of metal oxide.
- the mask MSK1 may include a first open part OP-M1 formed in the preliminary hole area HA and a second open part OP-M2 formed in the line area LA. Since the first open part OP-M1 is a portion for forming the groove part HM and corresponds to the open part OP-M (see FIG. 10D ) illustrated in FIG. 10D , its duplicate description will be omitted below.
- the second open part OP-M2 is disposed in the preliminary display insulating layer 30-I1 to expose at least a portion of a top surface of the second preliminary display insulating layer 32-I1.
- the preliminary insulating substrate 10-I1 and the preliminary display insulating layer 30-I1 are etched through the mask MSK1 to form the display insulating layer 30.
- the groove part HM and the guide pattern GPT may be formed.
- the groove part HM and the guide pattern GPT may be formed in the same process through one mask MSK1.
- a depth of the guide pattern GPT and a depth of the groove HM may be variously controlled by controlling an etching rate and time of the preliminary display insulating layer 30-I1.
- FIGS. 11E and 11F After the mask MSK1 is removed, a light emitting element OD and an encapsulation layer 40 are formed, and then a module hole MH is formed to form the display panel 100.
- a detailed description thereof corresponds to those described with reference to FIGS. 10G to 10I , and thus, the duplicate description will be omitted.
- the improvement in process reliability may improve the quality of the display panel, more facilitate the manufacturing method, and be effective in mass production. Therefore, the present invention for improving the process reliability of the display panel and the method for manufacturing the same has high industrial applicability.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Physics & Mathematics (AREA)
- Optics & Photonics (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
- Electroluminescent Light Sources (AREA)
Description
- The present invention relates to a display panel and a method for manufacturing the same, and more particularly, to a display panel having improved reliability and a method for manufacturing the same.
- An organic light emitting display panel includes an organic light emitting element. The organic light emitting element may be vulnerable to moisture or oxygen and thus may be easily damaged. Thus, in the organic light emitting display panel, as the moisture or oxygen introduced from the outside are stably blocked, the organic light emitting display device may be improved in reliability and lifetime.
- Organic light emitting display panels of the known type can be found in the following publications:
US 2017/288004 A1 ,KR 2017 0059864 A KR 2018 0062155 A - Therefore, an object of the present invention is to provide a display panel having improved process reliability and a method for manufacturing the same.
- A display panel according to an embodiment of the present invention as defined in
independent claim 1 includes: a base substrate having a front surface and a rear surface and including a hole area in which a through-hole passing through the front surface and the rear surface and a groove part surrounding the through-hole and recessed from the front surface is defined, an active area surrounding the hole area, and a peripheral area adjacent to the active area; a circuit layer including a first circuit insulating layer disposed on the base substrate, a second circuit insulating layer disposed on the first circuit insulating layer, and a thin film transistor disposed on the active area; a display layer including a first display insulating layer disposed on the circuit layer, a second display insulating layer disposed on the first display insulating layer, and a light emitting element disposed on the active area and connected to the thin film transistor; a guide pattern disposed on the circuit layer and disposed between the light emitting element and the groove part and including a plurality of patterns spaced apart from each other and radially arranged around the through-hole; and an encapsulation layer which covers the light emitting element and includes a first inorganic layer disposed on the active area and the hole area, a second inorganic layer disposed on the first inorganic layer, and an organic layer disposed between the first inorganic layer and the second inorganic layer, wherein the organic layer covers at least a portion of the guide pattern. - Advantageous additional features are defined in
dependent claims 2 to 18 as follows. - The guide pattern may be a recess pattern defined in at least one of the first display insulating layer or the second display insulating layer.
- The guide pattern may pass through the second display insulating layer and be recessed from a top surface of the first display insulating layer on a cross-section.
- The guide pattern may be defined in the second display insulating layer and spaced apart from the first display insulating layer.
- The guide pattern may include: a first guide pattern defined in the second display insulating layer and recessed from a top surface of the second display insulating layer; and a second guide pattern defined in the first display insulating layer and recessed from a top surface of the first display insulating layer, wherein the first guide pattern and the second guide pattern may be spaced apart from each other when viewed on a plane.
- The guide pattern may be a pattern disposed on the second circuit insulating layer and spaced apart from at least one of the first display insulating layer or the second display insulating layer when viewed on a plane.
- The guide pattern may include the same material as at least one of the first display insulating layer or the second display insulating layer.
- The guide pattern may include a plurality of island patterns spaced apart from each other when viewed on a plane.
- The island patterns may be radially aligned from a center of the through-hole.
- The island patterns may be randomly arranged.
- The guide pattern may have a closed line shape surrounding the groove part when viewed on a plane.
- The closed line shape may comprise a circle, an ellips, and a polygonal shape.
- The groove part may have an under-cut shape on a cross-section.
- The groove part may include: a first groove part adjacent to the through-hole; and a second groove part disposed between the first groove part and the guide pattern to surround the first groove part, wherein each of an inner surface of the first groove part and an inner surface of the second groove part may be covered by the first inorganic layer.
- When viewed on a plane, the organic layer may overlap the second groove part and be spaced apart from the first groove part.
- The display panel may further include a filling pattern disposed at the first groove part and spaced apart from the organic layer so as to be sealed by the first inorganic layer and the second inorganic layer, wherein the filling pattern may include the same material as the organic layer.
- When viewed on a plane, the organic layer may overlap the first groove part and the second groove part.
- The display panel may further include a dam part disposed between the groove part and the through-hole to surround the groove part, wherein the first inorganic layer may cover the dam part.
- A method for manufacturing a display panel according to an embodiment of the present invention as defined in independent claim 19 includes: forming circuit layer including a first circuit insulating layer, a second circuit insulating layer, and a thin film transistor on a base substrate which are divided into a hole area and an active area surrounding the hole area, when viewed on a plane; forming a first display insulating layer and a second display insulating layer on the circuit layer; forming a groove part at the base substrate; and patterning at least one of the first preliminary display insulating layer or the second preliminary display insulating layer to form a guide including a plurality of patterns spaced apart from each other and radially arranged around the through-hole.
- Advantageous additional features are defined in
dependent claims 20 to 22 as follows. - The guide pattern and the groove part may be formed at the same time.
- The method may further include forming a mask including a first open part exposing a portion of the hole area of the base substrate and a second open part exposing a portion of the hole area of the second display insulating layer, wherein the groove part may be formed by removing a portion of an area exposed through the first open part, and the groove pattern may be formed by removing a portion of an area exposed through the second open part.
- The second display insulating layer may be formed after the forming of the first display insulating layer, the forming of the second display insulating layer may include: forming a first electrode connected to the thin film transistor on the first display insulating layer; forming a preliminary insulating layer covering the first electrode; and forming an opening exposing at least a portion of the first electrode at the preliminary insulating layer, and the guide pattern and the opening may be formed at the same time.
- According to the present invention, when the organic layer pattern of the encapsulation layer is formed, the spreading of the organic layer may be controlled. Therefore, the area on which the organic layer pattern is formed may be easily controlled to simplify the process.
- In addition, according to the present invention, since the guide pattern is formed in the existing process without adding the separate process, the process time may be reduced, and the process cost may be reduced.
-
-
FIG. 1 is a perspective view of an electronic apparatus according to an embodiment of the present invention. -
FIG. 2A is an exploded perspective view of the electronic apparatus ofFIG. 1 . -
FIG. 2B is a block diagram of the electronic apparatus ofFIG. 1 . -
FIG. 3A is a schematic equivalent circuit diagram illustrating a portion of constituents ofFIG. 3 . -
FIG. 3B is a cross-sectional view taken along line I-I' ofFIG. 2A . -
FIGS. 4A and4B are plan views illustrating an area XX' ofFIG. 2A . -
FIG. 5A is a cross-sectional view taken along line II-II' ofFIG. 2A . -
FIG. 5B is a cross-sectional view illustrating a portion of constituents ofFIG. 5A . -
FIGS. 6A to 6C are cross-sectional views illustrating display panels according to an embodiment of the present invention. -
FIGS. 7A and7B are cross-sectional views illustrating a partial area of the electronic panel according to an embodiment of the present invention. -
FIGS. 8A to 8D are schematic plan views illustrating partial areas of the display panels according to an embodiment of the present invention. -
FIGS. 9A to 9C are cross-sectional views illustrating partial areas of the display panels according to an embodiment of the present invention. -
FIGS. 10A to 10I are schematic cross-sectional views illustrating a method for manufacturing a display panel according to an embodiment of the present invention. -
FIGS. 11A to 11F are cross-sectional views illustrating a method of manufacturing a display panel according to an embodiment of the present invention. - Hereinafter, embodiments of the present invention for achieving the above-described objects will be described in detail with reference to the accompanying drawings.
- Advantages and features of the present invention, and implementation methods thereof will be clarified through following embodiments described with reference to the accompanying drawings. The present invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. Further, the present invention is only defined by the scope of the appended claims. Throughout the disclosure, like reference numerals refer to like elements throughout this disclosure. In the drawings, a portion of the components is exaggerated or minimized in scale to clearly express various layers and areas. Hereinafter, embodiments of the present invention will be described with reference to the accompanying drawings.
-
FIG. 1 is a perspective view of an electronic apparatus according to an embodiment of the present invention.FIG. 2A is an exploded perspective view of the electronic apparatus ofFIG. 1 .FIG. 2B is a block diagram of the electronic apparatus ofFIG. 1 . Hereinafter, an electronic apparatus according to an embodiment of the present invention will be described with reference toFIGS. 1 to 2B . - An electronic apparatus EA may be an apparatus that is activated according to an electrical signal. The electronic apparatus EA may include various examples. For example, the electronic apparatus EA may include a tablet, a notebook, a computer, a smart television, and the like. In this embodiment, the electronic apparatus EA including a smart phone will be described as an example.
- As illustrated in
FIG. 1 , the electronic apparatus EA may provide a display surface that displays an image IM on a front surface thereof. The display surface may be defined in parallel to a surface defined by a first direction DR1 and a second direction DR2. The display surface may include a transmission area TA and a bezel area BZA adjacent to the transmission area TA. - The image IM is displayed on the transmission area TA of the electronic apparatus EA.
FIG. 1 illustrates an Internet search window as an example of the image IM. The transmission area TA may have a rectangular shape that is parallel to the first direction DR1 and the second direction DR2. However, this is merely an example. For example, the electronic apparatus EA may have various shapes and is not limited to any one embodiment. - The bezel area BZA is adjacent to the transmission area TA. The bezel area BZA may surround the transmission area TA. However, this is merely an example. For example, the bezel area BZA may be disposed adjacent to only one side of the transmission area TA or be omitted. The electronic apparatus according to an embodiment of the present invention may include various embodiments, but is not limited to any one embodiment.
- A normal direction of the display surface may correspond to a thickness direction (hereinafter, referred to as a third direction) of the electronic apparatus EA. In this embodiment, a front surface (or a top surface) or a rear surface (or a bottom surface) of each of the members may be defined with respect to a direction in which the image IM is displayed. The front and rear surfaces may face each other in the third direction DR3.
- The directions indicated as the first to third direction DR1, DR2, and DR3 may be a relative concept and thus changed into different directions. Hereinafter, the first to third directions may be directions indicated by the first to third directions DR1, DR2, and DR3 and designated by the same reference numerals, respectively.
- As illustrated in
FIG. 2A , the electronic apparatus EA includes anelectronic panel 100, awindow member 200, anelectronic module 300, and anaccommodation member 400. As illustrated inFIG. 2B , the electronic apparatus EA may further include anelectronic panel 100, a first electronic module EM1, a second electronic module EM2, and a power supply module PM. InFIG. 2A , portions of the constituents of theFIG. 2B are omitted. Hereinafter, the electronic apparatus EA will be described with reference toFIGS. 2A and2B . - The
electronic panel 100 may display the image IM or sense an input applied from the outside. For example, theelectronic panel 100 may include a display unit DPU displaying the image IM and an input sensing unit ISU sensing the external input. - The input sensing unit ISU senses an input applied from the outside. The external input includes various types of external inputs such as a portion of user's body, light, heat, a pressure, or the like. The external input may be an input applied to the
window member 200. - The display unit DPU and the input sensing unit ISU may be provided independently and may be physically bonded to each other through a predetermined adhesive member. Alternatively, the display unit DPU and the input sensing unit ISU may be sequentially laminated on a single base substrate.
- Alternatively, in the
electronic panel 100 according to an embodiment of the present invention, the input sensing unit ISU may be omitted. A case in which the electronic panel 100 (hereinafter, referred to as a display panel) according to this embodiment includes the display unit DPU, and the input sensing unit ISU is omitted will be exemplarily described. - Referring to
FIG. 2A , thedisplay panel 100 may include an active area DA, a peripheral area NDA, and a hole area PA, which are divided on a plane. The active area DA may be an area on which the image IM is displayed. Thedisplay panel 100 includes a pixel PX disposed on the active area DA. The pixel PX may be provided in plurality and arranged on the active area DA. Light generated by the pixel PX implements the image IM. - The peripheral area NDA may be an area covered by the bezel area BZA. The peripheral area NDA is adjacent to the active area DA. The peripheral area NDA may surround the active area DA. A driving circuit or a driving line for driving the active area DA may be disposed on the peripheral area NDA.
- Although not shown, a portion of the peripheral area NDA of the
display panel 100 may be curved. Thus, one portion of the peripheral area NDA may face the front surface of the electronic apparatus EA, and the other portion of the peripheral area NDA may face the rear surface of the electronic apparatus EA. Alternatively, in thedisplay panel 100 according to an embodiment of the present invention, the peripheral area NDA may be omitted. - The hole area PA may be an area in which a module hole MH is defined. The
display panel 100 according to an embodiment of the present invention may include at least one module hole MH. - An edge of the hole area PA may be surrounded by the active area DA. The hole area PA may be spaced apart from the peripheral area NDA with the active area DA therebetween on the plane. The module hole MH may be defined in the hole area PA. Thus, the module hole MH may be surrounded by the active area DA, on which the image is displayed, on the plane.
- The module hole MH passes through the
display panel 100. The module hole MH may be a through-hole connected from a front surface to a rear surface of thedisplay panel 100. The module hole MH may have a cylindrical shape having a height in the third direction DR3. The module hole MH overlaps theelectronic module 300 on the plane. Theelectronic module 300 may be accommodated in the module hole MH or may have a size similar to that of the module hole MH. A constituent disposed on the rear surface of thedisplay panel 100 to overlap the module hole MH may be visible through the module hole MH at the front surface of thedisplay panel 100. Theelectronic module 300 may receive an external input through the module hole MH. Theelectronic module 300 will be described below in more detail. - The
window member 200 is disposed on the front surface of the electronic apparatus EA. Thewindow member 200 may be disposed on the front surface of thedisplay panel 100 to protect thedisplay panel 100. For example, thewindow member 200 may include a glass substrate, a sapphire substrate, or a plastic film. Thewindow member 200 may have a single layer or multilayered structure. For example, thewindow member 200 may have a laminated structure of a plurality of plastic films bonded to each other by using an adhesive or a laminated structure of a glass substrate and a plastic film, which are bonded to each other by using an adhesive. - The
window member 200 may be divided into a transmission area TA and a bezel area BZA. The transmission area TA may be an area through which incident light is transmitted. The transmission area TA may have a shape corresponding to that of the active area DA. For example, the transmission area TA overlaps an entire surface or at least a portion of the active area DA. The image IM displayed on the active area DA of thedisplay panel 100 may be visible through the transmission area TA from the outside. - The bezel area BZA may be an area HA having light transmittance that is relatively less than that of the transmission area TA. The bezel area BZA defines a shape of the transmission area TA. The bezel area BZA may be disposed adjacent to the transmission area TA to surround the transmission area TA.
- The bezel area BZA may have a predetermined color. The bezel area BZA may cover the peripheral area NDA of the
display panel 100 to prevent the peripheral area NDA from being visible from the outside. However, this is merely an example. For example, in thewindow 200 according to an embodiment of the present invention, the bezel area BZA may be omitted. - The
accommodation member 400 may be coupled to thewindow member 200. Theaccommodation member 400 may be provided on the rear surface of the electronic apparatus EA. Theaccommodation member 400 be coupled to thewindow member 200 to define an inner space. - The
accommodation member 400 may include a material having relatively high rigidity. For example, theaccommodation member 400 may include a plurality of frames and/or plates, which are made of glass, plastic, and metal. Theaccommodation member 400 may stably protect the constituents of the electronic apparatus, which are accommodated in the inner space, against an external impact. Thedisplay panel 100 and various constituents ofFIG. 2B may be accommodated in the inner space provided by theaccommodation member 400. - Referring to
FIG. 2B , the electronic apparatus EA may include a power supply module PM, a first electronic module EM1, and a second electronic module EM2. The power supply module PM supplies power required for an overall operation of the electronic apparatus EA. The power supply module PM may include a general battery module. - The first electronic module EM1 and the second electronic module EM2 may include various functional modules for driving the electronic apparatus EA. The first electronic module EM1 may be directly mounted on a mother board electrically connected to the
display panel 100 or may be mounted on a separate board and electrically connected to the mother board through a connector (not shown). - The first electronic module EM1 may include a control module CM, a wireless communication module TM, an image input module IIM, an audio input module AIM, a memory MM, and an external interface PMIF. A portion of the modules may not be mounted on the mother board but electrically connected to the mother board through a flexible circuit board.
- The control module CM controls the overall operation of the electronic apparatus EA. The control module CM may be a micro processor. For example, the control module CM may activate or inactivate the
display panel 100. The control module CM may control other modules such as the image input module IIM or the audio input module AIM on the basis of a touch signal received from thedisplay panel 100. - The wireless communication module TM may transmit/receive a wireless signal to/from the other terminal by using Bluetooth or Wi-Fi line. The wireless communication module TM may transmit/receive an audio signal by using a general communication line. The wireless communication module TM includes a transmitter TM1 modulating and transmitting a signal to be transmitted and a receiver TM2 demodulating the received signal.
- The image input module IIM processes the image signal to convert the processed image signal into image data that is capable of being displayed on the
display panel 100. The audio input module AIM receives external audio signals by using a microphone during recording mode or a voice recognition mode to convert the received audio signal into electrical sound data. - The external interface PMIF serves as an interface connected to an external charger, a wired/wireless data port, and a card socket (for example, a memory card and a SIM/UIM card).
- The second electronic module EM2 may include an audio output module AOM, a light emitting module LM, a light receiving module LRM, and a camera module CMM. The above-described constituents may be directly mounted on the mother board, may be mounted on a separate board and electrically connected to the
display panel 100 through a connector (not shown), or may be electrically connected to the first electronic module EM1. - The audio output module AOM converts audio data received from the wireless communication module TM or audio data stored in the memory MM to output the converted audio data to the outside.
- The light emitting module LM generates and outputs light. The light emitting module LM may output infrared rays. The light emitting module LM may include an LED. The light receiving module LRM may sense the infrared rays. The light receiving module LRM may be activated when infrared rays having a predetermined level or more is sensed. The light receiving module LRM may include a CMOS sensor. The infrared rays generated in the light emitting module LM may be outputted and then be reflected by an external object (for example, a user's finger or face), and the reflected infrared rays may be incident into the light receiving module LRM. The camera module CMM photographs an external image.
- The
electronic module 300 ofFIG. 2A may receive the external input transmitted through the module hole MH or provide an output through the module hole MH. Theelectronic module 300 may be one of the modules constituting the first electronic module EM1 and the second electronic module EM2. For example, theelectronic module 300 may be a camera, a speaker, or a sensor that senses light or heat. Theelectronic module 300 may sense an external object received through the module hole MH or provide a sound signal such as voice to the outside through the module hole MH. Here, the remaining constituents of the first electronic module EM1 and the second electronic module EM2 may be disposed at different positions and thus may not be illustrated. However, this is merely an example. Theelectronic module 300 may include a plurality of modules among modules constituting the first electronic module EM1 and the second electronic module EM2, but is not limited to any one embodiment. Although not shown, the electronic apparatus EA according to an embodiment of the present invention may further include a transparent member disposed between theelectronic module 300 and thedisplay panel 100. The transparent member may be an optically transparent film so that the external input transmitted through the module hole MH passes through the transparent member and is transmitted to theelectronic module 300. The transparent member may be attached to the rear surface of thedisplay panel 100 or be disposed between thedisplay panel 100 and theelectronic module 300 without an adhesive layer. The electronic apparatus EA according to an embodiment of the present invention may have various shapes, but is not limited to any one embodiment. - In the present invention, the
display panel 100 may include the module hole MH. Thus, a separate space provided from theelectronic module 300 outside the peripheral area NDA may be omitted. Also, the module hole MH may be defined in the hole area PA surrounded by the active area DA so that theelectronic module 300 is disposed to overlap the transmission area TA, but not the bezel area BZA. Thus, the bezel area BZA may be reduced in area to realize an electronic apparatus EA having a narrow bezel. Also, when theelectronic module 300 is accommodated in the module hole MH, a compact electronic apparatus EA may be realized. -
FIG. 3A is a schematic equivalent circuit view illustrating a portion of constituents ofFIG. 2A .FIG. 3B is a cross-sectional view taken along line I-I' ofFIG. 2A . InFIG. 3A , an equivalent circuit diagram of one pixel PX is briefly illustrated for easy description. Hereinafter, the present invention will be described with reference toFIGS. 3A and3B . - The
display panel 100 may include an insulatingsubstrate 10, a pixel PX, a plurality of lines CL, a power connection pattern E-VSS, a peripheral dam part DM, and a plurality of insulatinglayers circuit insulating layer 20, adisplay insulating layer 30, and anencapsulation layer 40. - The insulating
substrate 10 may include abase layer 11 and anauxiliary layer 12. Thebase layer 11 includes an insulating material. Thebase layer 11 may include a flexible material. For example, thebase layer 11 may include polyimide (PI). However, this is merely an example. For example, thebase layer 11 may include a rigid material or may be made of various materials such as glass and plastic, but is not limited to any one embodiment. - The
auxiliary layer 12 is disposed on thebase layer 11. Theauxiliary layer 12 may entirely cover thebase layer 11. - The
auxiliary layer 12 may include a barrier layer and/or a buffer layer. Accordingly, theauxiliary layer 12 may reduce surface energy of the insulatingsubstrate 10 to prevent oxygen or moisture introduced through thebase layer 11 from being permeated into the pixel PX or to stably form the pixel PX on the insulatingsubstrate 10. - In the insulating
substrate 10, at least one of thebase layer 11 or theauxiliary layer 12 may be provided in plurality and be alternately laminated. Alternatively, at least one of the barrier layer or the buffer layer constituting theauxiliary layer 12 may be provided in plurality or may be omitted. However, this is merely an example. For example, the insulatingsubstrate 10 according to an embodiment of the present invention may include various embodiments, but is not limited to any one embodiment. - The pixel PX may be disposed on the insulating
substrate 10. As described above, the pixel PX may be disposed on the active area DA of the insulatingsubstrate 10. Referring toFIG. 3A , the pixel PX may be connected to a plurality of signal lines. In this embodiment, a gate line GL, a data line DL, and a lower line VDD of the signal lines are illustrated as an example. However, this is merely an example. For example, the pixel PX according to an embodiment of the present invention may be additionally connected to various signal lines, but is not limited to any one embodiment. - The pixel PX may include a first thin film transistor TR1, a capacitor CAP, a second thin film transistor TR2, and a light emitting element OD. The first thin film transistor TR1 may be a switching element that controls turn-on/off of the pixel PX. The first thin film transistor TR1 may transmit or block the data signal transmitted through the data line DL in response to the gate signal transmitted through the gate line GL.
- The capacitor CAP is connected to the first thin film transistor TR1 and the power line VDD. The capacitor CAP charges electrical charges by an amount corresponding to a difference between the data signal received from the first thin film transistor TR1 and a first power voltage applied to the first power line VDD.
- The second thin film transistor TR2 is connected to the first thin film transistor TR1, the capacitor CAP, and the light emitting element OD. The second thin film transistor TR2 controls driving current flowing through the light emitting element OD to correspond to an amount of charges stored in the capacitor CAP. A turn-on time of the second thin film transistor TFT2 may be determined according to the amount of charges charged in the capacitor CAP. The second thin film transistor TR2 provides the first power voltage transmitted through the power line VDD during the turn-on time to the light emitting element OD.
- The light emitting element OD connects the second thin film transistor TR2 to the power terminal VSS. The light emitting element OD emits light as a voltage corresponding to a difference between the signal transmitted through the second thin film transistor TR2 and the second power voltage received through the power terminal VSS. The light emitting element OD may emit light during the turn-on time of the second thin film transistor TR2.
- The light emitting element OD includes a luminescent material. The light emitting element OD may generate light having a color corresponding to the luminescent material. The color of the light generated in the light emitting element OD may have one of a red color, a green color, a blue color, and a white color.
-
FIG. 3B illustrates an example of one thin film transistor TR and one light emitting element OD of the constituents of the pixel PX. The thin film transistor TR may correspond to the second thin film transistor TR2 ofFIG. 3A . - The thin film transistor TR is disposed on the insulating
layer 10. The thin film transistor TR may constitute a circuit layer together with thecircuit insulating layer 20. The thin film transistor TR includes a semiconductor pattern SP, a control electrode CE, an input electrode IE, and an output electrode OE. Thecircuit insulating layer 20 may include a firstcircuit insulating layer 21 and a secondcircuit insulating layer 22, which are sequentially laminated on the insulatingsubstrate 10. - The semiconductor pattern SP is disposed on the insulating
substrate 10. The semiconductor pattern SP may include a semiconductor material. The control electrode CE is spaced apart from the semiconductor pattern SP with a firstcircuit insulating layer 21 therebetween. The control electrode CE may be connected to one electrode of each of the first thin film transistor TR1 and the capacitor CAP, which are described above. - The input electrode IE and the output electrode OE may be spaced apart from the control electrode CE with the second insulating layer therebetween. The input electrode IE and the output electrode OE of the transistor TR be connected to one side and the other side of the semiconductor pattern SP by passing through the first
circuit insulating layer 21 and the secondcircuit insulating layer 22, respectively. - In the thin film transistor TR, the control electrode CE may be disposed under the semiconductor pattern SP, and the input electrode IE and the output electrode OE may be disposed under the semiconductor pattern SP or be disposed on the same layer as the semiconductor pattern SP so as to be directly connected to the semiconductor pattern SP. The thin film transistor TR according to an embodiment of the present invention may have various structures, but is not limited to any one embodiment.
- The light emitting element OD is disposed on the
circuit insulating layer 20. The light emitting element OD may constitute a display element layer together with thedisplay insulating layer 30. The light emitting element OD includes a first electrode E1, an emission layer EL, a control layer EL, and a second electrode E2. Thedisplay insulating layer 30 may include a firstdisplay insulating layer 31 and a seconddisplay insulating layer 32, which are sequentially laminated. Each of the firstdisplay insulating layer 31 and the seconddisplay insulating layer 32 may include an organic material and/or an inorganic material. - The first electrode E1 may be connected to the thin film transistor TR by passing through the first
display insulating layer 31. Although not shown, thedisplay panel 100 may further include a separate connection electrode disposed between the first electrode E1 and the thin film transistor TR. Here, the first electrode E1 may be electrically connected to the thin film transistor TR through the connection electrode. - The second
display insulating layer 32 is disposed on the firstdisplay insulating layer 31. An opening may be defined in the seconddisplay insulating layer 32. The opening may expose at least a portion of the first electrode E1. The seconddisplay insulating layer 32 may be a pixel defining layer. - The emission layer EL may be disposed on the opening and also disposed on the first electrode E1 exposed by the opening. The emission layer EL may include a light emitting material. For example, the emission layer EL may be made of at least one material of materials that emit light having red, green, and blue colors and include fluorescent material or a phosphorescent material. Also, the emission layer EL may include an organic material and/or an inorganic material. The emission layer EL may emit light in response to a difference in potential between the first electrode E1 and the second electrode E2.
- The control layer OL is disposed between the first electrode E1 and the second electrode E2. The control layer OL is disposed adjacent to the emission layer EL. In this embodiment, the control layer OL is illustrated as being disposed between the emission layer EL and the second electrode E2. However, this is merely an example. For example, the control layer OL may be disposed between the emission layer EL and the first electrode E1 and may be provided as a plurality of layers that are laminated in the third direction DR3 with the emission layer EL therebetween.
- The control layer OL may have an integrated shape that extends from the active area DA to the peripheral area NDA. The control layer OL may be commonly provided to the plurality of pixels.
- The second electrode E2 is disposed on the emission layer EL. The second electrode E2 may have an integrated shape that extends from the active area DA to the peripheral area NDA. The second electrode E2 may be commonly provided to the plurality of pixels.
- The second electrode E2 may face the first electrode E1. The second electrode E2 may be connected to the power terminal VSS of
FIG. 2A . The light emitting element OD receives a second power voltage through the second electrode E2. - The second electrode E2 may include a transmissive conductive material or a transflective conductive material. Thus, light generated in the emission layer EL may be easily emitted in the third direction DR3 through the second electrode E2. However, this is merely an example. For example, the light emitting element OD according to an embodiment of the present invention may be driven in a bottom emission manner including a transmissive or semi-transmissive material or may be driven in a double-side emission manner in which light is emitted from all of the front and rear surfaces, but is not limited to any one embodiment.
- The
encapsulation layer 40 may be disposed on the light emitting element OD to encapsulate the light emitting element OD. Theencapsulation layer 40 may have an integrated shape that extends from the active area DA to the peripheral area NDA. Theencapsulation layer 40 may be commonly provided to the plurality of pixels. Although not shown, a capping layer covering the second electrode E2 may be further disposed between the second electrode E2 and theencapsulation layer 40. - The
encapsulation layer 40 may include a firstinorganic layer 41, anorganic layer 42, and a secondinorganic layer 43, which are sequentially laminated in the third direction DR3. However, the embodiment of the present invention is not limited thereto. For example, theencapsulation layer 40 may further include a plurality of inorganic layers and organic layers. - The first
inorganic layer 41 may cover the second electrode E2. The firstinorganic layer 41 may prevent external moisture or oxygen from being permeated into the light emitting element OD. For example, the firstinorganic layer 41 may include silicon nitride, silicon oxide, or a combination thereof. The firstinorganic layer 41 may be formed through a deposition process. - The
organic layer 42 may be disposed on the firstinorganic layer 41 to contact the firstinorganic layer 41. Theorganic layer 42 may provide a flat surface on the firstinorganic layer 41. A curve disposed on a top surface of the firstinorganic layer 41 or particles existing on the firstinorganic layer 41 may be covered by theorganic layer 42 to prevent the surface state of a top surface of the firstinorganic layer 41 from having an influence on the constituents disposed on theorganic layer 42. Also, theorganic layer 42 may reduce stress between the layers contacting each other. Theorganic layer 42 may include an organic material and be formed through a solution process such as spin coating, slit coating, inkjet process, and the like. - The second
inorganic layer 43 may be disposed on theorganic layer 42 to cover theorganic layer 42. The secondinorganic layer 43 may be relatively stably formed on the flat surface when compared to the second inorganic layer 63 disposed on the firstinorganic layer 41. The secondinorganic layer 43 may encapsulate moisture discharged from theorganic layer 42 to prevent the moisture from being introduced. The secondinorganic layer 43 may include silicon nitride, silicon oxide, or a combination thereof. The secondinorganic layer 43 may be formed through a deposition process. - Although not shown, the input sensing unit ISU (see
FIG. 2B ) including a plurality of sensor patterns may be further disposed on theencapsulation layer 40. The sensor patterns constituting the input sensing unit ISU may be directly formed on theencapsulation layer 40 through a deposition and patterning process or may be separately formed and then bonded on theencapsulation layer 40. However, this is merely an example. For example, the display panel according to an embodiment of the present invention may include various embodiments, but is not limited to any one embodiment. - The driving signal line CL, the peripheral dam part DM, and the power connection pattern E-VSS may be disposed on the peripheral area NDA. The driving signal line CL may be provided in plurality and disposed on the second insulating
layer 20. The driving signal line CL may be a routing line connected to a pad (not shown) or a line constituting the integrated circuit IC. For example, the driving signal line CL may include a power supply line, an initialization voltage line, or an emission control line. - The power connection pattern E-VSS supplies a second power voltage to the light emitting element OD. The power connection line E-VSS may correspond to the power terminal VSS of the pixel PX. The second electrode E2 extends up to the peripheral area NDA and is connected to the power connection pattern E-VSS. In this embodiment, the second power voltages supplied to the pixels PX may be a common voltage with respect to all of the pixels PX.
- The peripheral dam part DM may be disposed at a position covering a portion of the power connection pattern E-VSS. In this embodiment, the peripheral dam part DM2 may have a multilayered structure including a first layer DM2-L1 and a second layer DM2-L2.
- A first dam DM1 may include the same material as the first
display insulating layer 31. The first dam DM1 may be formed at the same time as the firstdisplay insulating layer 31 and may be disposed on the same layer as the firstdisplay insulating layer 31. - A second dam DM2 is laminated on the first dam DM1. In this embodiment, a portion of the second electrode E2 may be inserted between the first dam DM-L1 and the second dam DM-L2. That is, the second dam DM-L2 according to the present embodiment may be formed through a separate process after the second electrode E2 is formed. This is merely an example. For example, the second dam DM-L2 may be formed simultaneously with the second
display insulating layer 32. Alternatively, the peripheral dam portion DMP may have a single layer structure and is not limited to any one embodiment. - The peripheral dam part DM may be disposed adjacent to at least one side of the active area DA. The peripheral dam part DM may surround the active area DA on the plane. The peripheral dam part DMP may be defined as an area into which a liquid organic material is spread in a process of forming the
organic layer 42. Theorganic layer 42 may be formed in an inkjet manner in which the liquid organic material is applied to the firstinorganic layer 41. Here, the peripheral dam part DM may set a boundary of an area on which the liquid organic material disposed and prevent the liquid organic material from overflowing to the outside of the peripheral dam part DM. - The first
inorganic layer 41 and the secondinorganic layer 42 may extend from the active area DA up to the outside of the peripheral dam part DM. Accordingly, the peripheral dam part DM may be covered by the firstinorganic layer 41 and the secondinorganic layer 43. Theorganic layer 42 may be disposed inside the peripheral dam part DM. However, this is merely an example. For example, a portion of theorganic layer 42 may extend up to an area overlapping the peripheral dam part DM, but is not limited to any one embodiment. -
FIGS. 4A and4B are plan views illustrating an area XX' ofFIG. 2A . For convenience of description, some constituents are omitted inFIGS. 4A and4B . When comparingFIGS. 4A and4B with each other, the guide pattern GPT and theorganic layer 42 are omitted inFIG. 4A , and signal lines inFIG. 4B . Hereinafter, the present invention will be described with reference toFIGS. 4A and4B . The same reference numeral may be given to components that are the same as those ofFIGS. 1 to 3B , and their detailed descriptions will be omitted. - The hole area PA may be surrounded by the active area DA. The hole area PA may include a groove area GA and a line area LA. The module hole MH may be defined in a center of the hole area PA. Each of the line area LA and the groove area GA may surround the module hole MH. The line area LA and the groove area GA may be sequentially arranged from the active area DA in a direction adjacent to the module hole MH. Particularly, the groove area GA may be defined as a ring shape surrounding the module hole MH, and the line area LA may be defined as a ring shape surrounding the groove area GA.
- The
display panel 100 according to this embodiment may include a plurality of signal lines SCL1 and SCL2 disposed in the hole area PA, the groove pattern GV, and the guide pattern GPT. - The signal lines SCL1 and SCL2 are connected to the pixels PX-A1, PX-A2, PX-B1, and PX-B2 via the line area LA. In this embodiment, two signal lines SCL1 and SCL2 and four pixels PX-A1, PX-A2, PX-B1, and PX-B2 connected to the two signal lines SCL1 and SCL2 are exemplarily illustrated for convenience of description. Hereinafter, the two signal lines SCL1 and SCL2 are referred to as a first signal line SCL1 and a second signal line SCL2, and four pixels PX-A1, PX-A2, PX-B1, and PX-B2 will be referred to as first to fourth pixels PX-A1, PX-A2, PX-B1, and PX-B2.
- The first signal line SCL1 is connected to each of the first and second pixels PX-A1 and PX-A2 which are spaced apart from each other with the hole area PA therebetween. The first pixel PX-A1 and the second pixel PX-A2 may be pixels constituting the same row. The first signal line SCL1 connected to the first pixel PX-A1 is connected to the second pixel PX-A2 through the line area LA of the hole area PA.
- The first pixel PX-A1 and the second pixel PX-A2 are connected through the first signal line SCL1 to receive the same electrical signal. For example, the first signal line SCL1 may correspond to the gate line GL (see
FIG. 3A ) illustrated inFIG. 3A . Thus, the first pixel PX-A1 and the second pixel PX-A2, which are spaced apart from each other with the module hole MH therebetween, may be turned on/off by substantially the same gate signal. - The second signal line SCL2 is connected to each of the third and fourth pixels PX-B1 and PX-B2 that are spaced apart from each other with the hole area PA therebetween. The third pixel PX-B1 and the fourth pixel PX-B2 may be pixels constituting the same column. The first signal line SCL1 connected to the third pixel PX-B1 is connected to the fourth pixel PX-B2 via the line area LA of the hole area PA.
- The third pixel PX-B1 and the fourth pixel PX-B2 are connected through the second signal line SCL2 to receive the same electrical signal. For example, the second signal line SCL2 may correspond to the data line DL (see
FIG. 3A ) illustrated inFIG. 3A . Thus, the third pixel PX-B1 and the fourth pixel PX-B2, which are spaced apart from each other with the module hole MH therebetween, may receive substantially the same data signal. - In this embodiment, the first signal line SCL1 and the second signal line SCL2 may be patterns disposed only on the line area LA. Here, each of the first signal line SCL1 and the second signal line SCL2 may function as bridge patterns, which are connected to signal lines that are respectively connected to the pixels PX-A1, PX-A2, PX-B1, and PX-B2 to connect the signal lines to each other. However, this is merely an example. For example, the
display panel 100 according to an embodiment of the present invention includes a plurality of signal lines disposed on the line area LA to improve organic coupling between the pixels that are spaced apart from each other with respect to the module hole MH. Thus, it is possible to facilitate electrical control of the pixels spaced apart from each other with respect to the module hole MH. - The groove pattern GV may be disposed on the groove area GA. The groove pattern GV may be a pattern recessed from the front surface of the
display panel 100. The recess pattern GV may be provided by removing a portion of the constituents of thedisplay panel 100 so as to be recessed from the front surface of thedisplay panel 100. This will be described later in detail. - The groove pattern GV may not pass through the
display panel 100 unlike the module hole MH. Thus, the groove pattern GV may not open a rear surface of at least the insulatingsubstrate 10. - The groove pattern GV may surround the module hole MH. The groove GV may have a closed line shape surrounding the module hole MH. In this embodiment, the groove pattern GV is illustrated in the shape of a circular closed line. However, this is merely an example. For example, the groove pattern GV may have various closed line shapes such as a polygon shape or an oval shape, but is not limited to any one embodiment.
- The guide pattern GPT may be disposed between the pixels PX-A1, PX-A2, PX-B1, and PX-B2 and the groove pattern GV when viewed on the plane. For example, the guide pattern GPT may be disposed on the line area LA. According to the claimed invention, the guide pattern GPT includes a plurality of patterns GPTs spaced apart from each other. The patterns GPTs are radially arranged around the module hole MH. In this embodiment, the patterns GPTs are illustrated as being arranged four by four in a direction from the center of the module hole MH toward the active area. However, this is merely an example. For example, the patterns GTPs may be arranged in various numbers and is not limited to any one embodiment.
- The guide pattern GPT improves uniformity in spreading of the
organic layer 42. InFIG. 4B , theorganic layer 42 is shaded for convenience of description. In this embodiment, theorganic layer 42 is illustrated as being provided on the line area LA. However, this is merely an example. For example, theorganic layer 42 may be provided to extend up to the groove area GA, but is not limited to any one embodiment. - The
organic layer 42 covers the guide pattern GPT. When viewed on the plane, theorganic layer 42 and the guide pattern GPT may overlap each other. Theorganic layer 42 may be provided to have an even thickness on the hole area PA by the guide pattern GPT. Also, an area on which theorganic layer 42 is provided in the hole area PA may be evenly distributed by the guide pattern GPT. - According to the present invention, since the
organic layer 42 is uniformly spread in the hole area PA, an area occupied by theorganic layer 42 in the hole area PA may be easily designed. In addition, due to the uniform coating of theorganic layer 42 in the hole area PA, in particular, the line area LA in which the guide pattern GPT is disposed, the organic layer may be prevented from excessively overflowing to the groove area via the line area LA. Thus, theorganic layer 42 may be stably provided in the hole area PA, in particular, the line area LA. -
FIG. 5A is a cross-sectional view taken along line II-II' ofFIG. 2A , andFIG. 5B is a cross-sectional view illustrating a portion of constituents ofFIG. 5A . For convenience of description, inFIGS. 5A and5B , some areas are enlarged or reduced. Hereinafter, the present invention will be described with reference toFIGS. 5a and5B . - As illustrated in
FIG. 5A , the module hole MH is spaced apart from the pixels disposed on the active area DA and also disposed in the hole area PA. The module hole MH may be defined in a center of the hole area PA. The module hole MH may be a through-hole passing through thedisplay panel 100. The module hole MH passes through the constituents disposed in the hole area PA among the constituents of thedisplay panel 100. - Particularly, the module hole MH be defined by passing through the
base layer 11, theauxiliary layer 12, the firstcircuit insulating layer 21, the secondcircuit insulating layer 22, the firstdisplay insulating layer 31, the seconddisplay insulating layer 32, the control layer OL, the second electrode E2, the firstinorganic layer 41, and the secondinorganic layer 43. Accordingly, an inner surface MH-IS of the module hole MH may be defined by a cross-section 11-E of the base layer, a cross-section 12-E of the auxiliary layer, a cross-section 21-E of the first insulating layer, a cross-section 22-E of the second insulating layer, a cross-section 31-E of the first display insulating layer, the cross-section 32-E of the second display insulating layer, a cross-section OL-E of the control layer, a cross-section E2-E of the second electrode, a cross-section 41-E of the first inorganic layer, and a cross section 43-E of the second inorganic layer. - In this embodiment, the groove pattern GV may be defined on the groove area GA surrounding the module hole MH, and the guide pattern GPT may be defined on the line area LA surrounding the groove pattern GV. Hereinafter, the groove pattern GV and the guide pattern GPT will be described in detail with reference to
FIG. 5B . - The groove pattern GV may be disposed to correspond to a groove part HM of the insulating
substrate 10. The groove pattern GV may have a position on the plane corresponding to the groove part HM and a shape in a cross-section. That is, a predetermined recessed space provided by the groove pattern GV may be similar in position and shape to the recessed space provided by the groove part HM. - The groove pattern GV may be provided by covering an inner surface of the groove part HM by at least one of the first
inorganic layer 41 or the secondinorganic layer 43. A portion of the firstinorganic layer 41 or the secondinorganic layer 43 that covers the inner surface of the groove part HM may be recessed rather than a portion covering the periphery of the groove part HM to provide the groove pattern GV having a predetermined recessed space. The firstinorganic layer 41 covers the inner surface of the groove part HM and defines the inner surface of the groove pattern GV. Accordingly, the inner surface of the groove pattern GV may have a shape corresponding to that of the inner surface of the groove part HM. In this embodiment, the groove pattern GV is illustrated as the groove part HM covered by the firstinorganic layer 41 and the secondinorganic layer 43. - The groove part HM may be provided by passing through remaining constituents except for only a portion of the
base layer 11 of the insulatingsubstrate 10. The groove part HM may include a first portion H1 disposed on theauxiliary layer 12 and a second portion H2 disposed on thebase layer 11. - The first portion H1 may be a through-hole passing through the
auxiliary layer 12. The first portion H1 may define an inlet portion of the groove part HM. The second part H2 may be a recess pattern provided by removing a portion of thebase layer 11. The second portion H2 is provided to be recessed from a top surface of thebase layer 11. The top surface of thebase layer 11 may be a surface in contact with theauxiliary layer 12. This is merely an example. For example, a shape or depth of the groove part HM may vary according to a layer configuration of the insulatingsubstrate 10, but is not limited to any one embodiment. - In this embodiment, the
base layer 11 may be provided by being relatively under-cut with respect to theauxiliary layer 12. Accordingly, the groove part HM may have an under-cut shape so that an end of theauxiliary layer 12 defines a tip part TP protruding toward the inside of the groove part HM. Particularly, a width of the first portion H1 may be less than that of an upper side of the second portion H2. The tip part TP defining the first portion H1 of theauxiliary layer 12 may overlap the second portion H2 when viewed from the plane. Thedisplay panel 100 according to an embodiment of the present invention may have various layer structures as long as the tip part TP is provided in the groove part HM, but is not limited to any one embodiment. - The first
inorganic layer 41 covers the inner surface of the groove part HM. Particularly, the firstinorganic layer 41 covers an inner side of the first portion H1 and an inner side of the second portion H2, which constitute the groove part HM. The secondinorganic layer 43 is disposed along the firstinorganic layer 41. Thus, the tip part TP may provide the groove pattern GV while being covered by the first and secondinorganic layers - The
organic layer 42 is disposed on the light emitting element OD. In this embodiment, theorganic layer 42 may be spaced apart from the groove pattern GV. Theorganic layer 42 may be disposed on the guide pattern GPT and sealed by the firstinorganic layer 41 and the secondinorganic layer 43. Accordingly, a spaced distance between theorganic layer 42 and the module hole MH, which may act as a moving path through which external contamination/moisture permeated from the module hole MH, may increase to prevent the display panel from being damaged by the external contamination, thereby improving process reliability of thedisplay panel 100. - Alternatively, although not shown, the
organic layer 42 according to an embodiment of the present invention may extend up to the groove area GA in which the groove pattern GV is disposed to fill at least a portion of the groove pattern GV. Theorganic layer 42 may support the tip part TP by filling the inside of the groove pattern GV. Accordingly, damage of the tip part TP due to the protruding shape of the tip part TP may be prevented to improve durability of thedisplay panel 100. Thedisplay panel 100 according to an embodiment of the present invention may include various embodiments, but is not limited to one embodiment. - In this embodiment, the control layer OL and the second electrode E2 may be formed after the
auxiliary layer 12 and a portion of the firstcircuit insulating layer 21 are removed. The control layer OL and the second electrode E2 may be provided through a deposition process. Thus, the control layer OL and the second electrode E2 may cover cross-sections through which theauxiliary layer 12 passes. Thereafter, the control layer OL and the second electrode E2 may be covered by the firstinorganic layer 41. - The
display panel 100 may further include a predetermined additional organic pattern OL-P disposed in the groove part HM. The additional organic pattern OL-P may include the same material as at least one of the control layer OL or the second electrode E2. The additional organic pattern OL-P may be spaced apart from the control layer OL and the second electrode E2 and disposed in the groove HM and also may be covered by the firstinorganic layer 41 so as not to be exposed to the outside. - The guide pattern GPT may be disposed between the light emitting element OD and the groove pattern GV when viewed on the plane. The guide pattern GPT may be a recess pattern defined in at least one of the first
display insulating layer 31 or the seconddisplay insulating layer 32. - The guide pattern GPT may have a depth defined by passing through the second
display insulating layer 32 and removing at least a portion of the firstdisplay insulating layer 31. The guide pattern GPT may have a shape that passes through the seconddisplay insulating layer 32 and is recessed from a top surface of the firstdisplay insulating layer 31 when viewed in cross-section. - The guide pattern GPT may be constituted by the patterns GPTs, each of which is recessed from a top surface of the second
display insulating layer 32. In this embodiment, the patterns GPTs is illustrated as recess patterns having the same width and the same depth. However, this is merely an example. For example, the widths or depths of the patterns GPTs may be different from each other according to a process error or process design, but are not limited to any one embodiment. - In this embodiment, the control layer OL, the second electrode E2, and the first
inorganic layer 41 may be disposed along an inner surface of each of the patterns GPTs. Thus, even when the control layer OL, the second electrode E2, and the firstinorganic layer 41 are provided, the depressed shape of the guide pattern GPT may be stably maintained. - The
organic layer 42 according to this embodiment may be formed by applying a liquid organic material to the active area DA through a solution process such as a screen printing process or an inkjet process. The liquid organic material having a predetermined spreading property may be gradually spread from the center of the active area DA toward the hole area PA. While the liquid organic material covers the guide pattern GPT, the recessed shape of the guide pattern GPT may be partially filled. A flow rate or spreadability of the liquid organic material may be controlled by the guide pattern GPT. Thus, theorganic layer 42 may be formed with even spreadability within the line area LA by the guide pattern GPT. - The
display panel 100 according to this embodiment may further include a spacer SPS. The spacer SPS may protrude from the top surface of the seconddisplay insulating layer 42. The spacer SPS may be independent from the seconddisplay insulating layer 42 and may be disposed between the seconddisplay insulating layer 42 and the control layer OL or be integrated with the seconddisplay insulating layer 42. The spacer SPS may include an insulating material. The spacer SPS may support a mask so that the mask used to form the emission layer EL prevents contact between the second display insulating layers 42. However, this is merely an example. In thedisplay panel 100 according to an embodiment of the present invention, the spacer SPS may be omitted. Thedisplay apparatus 100 according to an embodiment of the present invention may have various shapes, but is not limited to any one embodiment. -
FIGS. 6A to 6C are cross-sectional views illustrating display panels according to an embodiment of the present invention. For convenience of description, areas corresponding to the area illustrated inFIG. 5B are illustrated. Hereinafter, the present disclosure will be described with reference toFIGS. 6A to 6C . - As illustrated in
FIG. 6A , a guide pattern GPT-1 may be a recess pattern defined in the seconddisplay insulating layer 32. The guide pattern GPT-1 has a shape recessed from the top surface of the seconddisplay insulating layer 32. - The guide pattern GPT-1 may have a depth defined by removing a portion of the second
display insulating layer 32 without reaching the firstdisplay insulating layer 31. The guide pattern GPT-1 may have a shape that is depressed from the top surface of the seconddisplay insulating layer 32 and spaced apart from the firstdisplay insulating layer 31 when viewed in cross-section. - Alternatively, as illustrated in
FIG. 6B , a guide pattern GPT-2 may be a recess pattern defined in the firstdisplay insulating layer 31. The guide pattern GPT-2 has a shape recessed from the top surface of the firstdisplay insulating layer 31. The guide pattern GPT-2 may have a depth defined by removing a portion of the firstdisplay insulating layer 31 without reaching the secondcircuit insulating layer 22. - The guide pattern GPT-2 has a shape spaced apart from the second
display insulating layer 32 when viewed on the plane. The guide pattern GPT-2 may be exposed from the seconddisplay insulating layer 32 so that the recessed shape of the guide pattern GPT-2 is stably exposed to theorganic layer 42. - Alternatively, as illustrated in
FIG. 6C , a guide pattern GPT-3 may be a recess pattern defined in each of the firstdisplay insulating layer 31 and the seconddisplay insulating layer 32. The guide pattern GPT-3 may include a first recess pattern GPTa defined in the seconddisplay insulating layer 32 and a second recess pattern GPTb defined in the firstdisplay insulating layer 31. - The first recess pattern GPTa is recessed from the top surface of the second
display insulating layer 32 and spaced apart from the firstdisplay insulating layer 31 in cross-section. The second recess pattern GPTb is recessed from the top surface of the firstdisplay insulating layer 31 and spaced apart from the secondcircuit insulating layer 22 in cross-section. A distance by which the first recess pattern GPTa is spaced apart from the top surface of the secondcircuit insulating layer 22 and a distance by which the second recess pattern GPTb is spaced apart from the top surface of the secondcircuit insulating layer 22 may be the same or different from each other. - The first recess pattern GPTa and the second recess pattern GPTb may be disposed to be spaced apart from each other when viewed on the plane. The second recess pattern GPTb may be exposed from the second
display insulating layer 32. Thus, the recessed shape of each of the first recess pattern GPTa and the second recess pattern GPTb is stably exposed to theorganic layer 42 so that the spreadability of theorganic layer 42 is easily controlled. -
FIGS. 7A and7B are cross-sectional views illustrating a partial area of the electronic panel according to an embodiment of the present invention. For convenience of description,FIGS. 7A and7B illustrate an area corresponding to that ofFIG. 5B . Hereinafter, the present invention will be described with reference toFIGS. 7A and7B . The same reference numeral may be given to components that are the same as those ofFIGS. 1 to 6C , and their detailed descriptions will be omitted. - As illustrated in
FIGS. 7A and7B , guide patterns GPT-R1 and GPT-R2 according to an embodiment of the present invention may be protruding patterns spaced apart from at least one of the firstdisplay insulating layer 31 and the seconddisplay insulating layer 32 when viewed on the plane. Each of the guide patterns GPT-R1 and GPT-R2 illustrated inFIGS. 7A and7B may have a configuration that is independent and separable from the insulatinglayers - For example, as illustrated in
FIG. 7A , the guide pattern GPT-R1 may have a space that is spaced apart from the firstdisplay insulating layer 31 and the seconddisplay insulating layer 32 and protrudes from the top surface of the secondcircuit insulating layer 22. In this embodiment, the guide pattern GPT-R1 may be a laminated structure including a first layer R1 and a second layer R2. The first layer R1 may be disposed on the same layer as the firstdisplay insulating layer 31 and may include the same material as the firstdisplay insulating layer 31. The second layer R2 may be disposed on the first layer R1, disposed on the same layer as the seconddisplay insulating layer 32, and include the same material as the seconddisplay insulating layer 32. - The
organic layer 42 may cover the guide pattern GPT-R1. At least a portion of theorganic layer 42 may be filled in a space IV1 between the plurality of protruding patterns constituting the guide pattern GPT-R1 or a space between the guide pattern GPT-R1 and thedisplay insulating layer 30. The guide pattern GPT-R1 may allow an area, on which theorganic layer 42 is formed, to be freely designed by controlling the spreadability of theorganic layer 42. - Alternatively, for example, as illustrated in
FIG. 7B , the guide pattern GPT-R2 may include a protruding pattern disposed on the firstdisplay insulating layer 31 and spaced apart from the seconddisplay insulating layer 32. The guide pattern GPT-R2 has a shape that protrudes from the top surface of the firstdisplay insulating layer 31 and is spaced apart from the seconddisplay insulating layer 32. - At least a portion of the
organic layer 42 may be filled in a space IV2 between the plurality of protruding patterns constituting the guide pattern GPT-R2 or a space between the guide pattern GPT-R2 and the seconddisplay insulating layer 32. The guide pattern GPT-R2 may allow an area, on which theorganic layer 42 is formed, to be freely designed by controlling the spreadability of theorganic layer 42. -
FIGS. 8A to 8D are schematic plan views illustrating partial areas of the display panels according to an embodiment of the present invention. InFIGS. 8A to 8D , an area corresponding to the hole area PA (seeFIG. 4B ) of the areas illustrated inFIG. 4B is schematically illustrated. Hereinafter, the present invention will be described with reference toFIGS. 6A to 6D. The same reference numeral may be given to components that are the same as those ofFIGS. 1 to 7 , and their detailed descriptions will be omitted. - As illustrated in
FIG. 8A , a guide pattern GPT-A may be constituted by a plurality of island patterns GPTs-A spaced apart from each other. The island patterns GPTs-A may be spaced apart from each other on the line area LA. In this embodiment, the island patterns GPTs-A may be randomly arranged. Thus, unlike the island patterns GPTs illustrated inFIG. 4B , the island patterns GPTs-A may be disposed to be distributed within the line area LA without division of columns or rows by using the module hole MH as a center HC. - Alternatively, as illustrated in
FIG. 8B , a guide pattern GPT-B may be constituted by a plurality of line patterns GPTs-B spaced apart from each other. Each of the line patterns GPTs-B may have a line shape extending in one direction. The line patterns GPTs-B may be arranged so that the extension direction of each of the line patterns GPTs-B are not limited to any one and face different directions. - The line patterns GPTs-B according to an embodiment of the present invention may be arranged so that the extension directions are disposed in a direction surrounding at least the module hole MH. Thus, one end of each of the line patterns GPTs-B may be disposed in a direction other than the center HC of the module hole MH. Thus, the line patterns GPTs-B may be disposed in a direction in which each of the extension directions crosses a direction in which the spreading of the organic layer 42 (see
FIG. 5A ) proceeds. Accordingly, overflowing of theorganic layer 42 toward the module hole MH or excessive spreading of theorganic layer 42 toward the groove area GA may be easily prevented. - Alternatively, as illustrated in
FIG. 8C , a guide pattern GPT-C may be constituted by closed line-shaped patterns GPTs-C spaced apart from each other. Each of the closed line-shaped patterns GPTs-C may surround the module hole MH. Each of the closed line-shaped patterns GPTs-C may have a circular shape corresponding to the module hole MH. - Alternatively, as illustrated in
FIG. 8D , each of the closed line-shaped patterns GPTs-D constituting the guide pattern GPT-D may have a shape different from that of the module hole MH. In this embodiment, each of the closed line-shaped patterns GPTs-D is illustrated as having a polygonal shape. In this embodiment, each of the closed line-shaped patterns GPTs-D is illustrated as having a similar shape. Thus, each of the closed line-shaped patterns GPTs-D has a hexagonal shape. However, this is merely an example. For example, the closed line-shaped patterns GPTs-D may have different shapes from each other, but are not limited to any one embodiment. - Guide patterns GPT-C and GPT-D may be configured as a single closed line-shaped pattern or three or more closed line-shaped patterns, but are not limited to any one embodiment.
-
FIGS. 9A to 9C are cross-sectional views illustrating partial areas of the display panels according to an embodiment of the present invention. Hereinafter, the present invention will be described with reference toFIGS. 9a to 9E. The same reference numeral may be given to components that are the same as those ofFIGS. 1 to 8d , and their detailed descriptions will be omitted. - As illustrated in
FIG. 9A , a display panel 100-1 may include a plurality of groove patterns GV1 and GV2. The groove patterns GV1 and GV2 may include a first groove pattern GV1 and a second groove pattern GV2, which are spaced apart from each other when viewed on the plane. - The first groove pattern GV1 surrounds the module hole MH. The first groove pattern GV1 may be a groove pattern closer to the module hole MH among the first and second groove patterns GV1 and GV2. The first groove pattern GV1 may correspond to a first groove part HM1 defined in a substrate 10-1. A recessed space of the first groove pattern GV1 may be provided by the first
inorganic layer 41 and the secondinorganic layer 43, which cover an inner surface of the first groove part HM1. - The second groove pattern GV2 surrounds the first groove pattern GV1. The second groove pattern GV2 may be a groove pattern closer to the active area DA among the first and second groove patterns GV1 and GV2. The second groove pattern GV2 may correspond to a second groove part HM2 defined in a substrate 10-1. The recessed space of the second groove pattern GV2 may be provided by the first
inorganic layer 41 covering an inner surface of the second groove part HM2. - In this embodiment, the second groove pattern GV2 may be filled with the
organic layer 42, and the first groove pattern GV1 may be exposed from theorganic layer 42. When viewed on the plane, theorganic layer 42 may overlap the second groove part HM2 and may be spaced apart from the first groove part HM1. - The display panel 100-1 according to the present invention may further include a hole dam part DM-H (hereinafter, referred to as a dam part). The dam part DM-H may be disposed in the hole area PA and may be disposed between the first groove pattern GV1 and the second groove pattern GV2. The dam part DM-H may be disposed on the same layer as the first
display insulating layer 31 or on the same layer as the seconddisplay insulating layer 32. The dam part DM-H may control the spreading of theorganic layer 42 so that theorganic layer 42 does not extend to the first groove pattern GV1. - Alternatively, as illustrated in
FIG. 9B , a display panel 100-2 further includes a filling pattern FL disposed in the first groove pattern GV1 when compared to the display panel 100-1 illustrated inFIG. 9A . The filling pattern FL fills at least a portion of the first groove pattern GV1. - The filling pattern FL may be spaced apart from the
organic layer 42. The filling pattern FL may be sealed by the firstinorganic layer 41 and the secondinorganic layer 43. The filling pattern FL may include the same material as theorganic layer 42. Here, the filling pattern FL may be a pattern separated from theorganic layer 42. That is, according to the present invention, even if the dam part DM-H is provided in the display panel 100-2, a portion of theorganic layer 42 may pass through the dam part DM-H and then be filled into the first groove pattern GV1. - Alternatively, as illustrated in
FIG. 9C , in a display panel 100-3, a portion of the organic layer 42-F may overlap the dam part DM-H. When fluidity and a dropping degree of the organic layer 42-F are large, a portion of the organic layer 42-F may be spread up to an area overlapping the dam part DM-H, and thus, at least a portion of the dam part DM-H may be covered by the organic layer 42-F. - This is merely an example. For example, the filling pattern FL may include a material different from that of the
organic layers 42 and 42-F. The display panels 100-1, 100-2, and 100-3 according to an embodiment of the present invention may include various embodiments, but are not limited to any one embodiment. -
FIGS. 10A to 10I are schematic cross-sectional views illustrating a method for manufacturing a display panel according to an embodiment of the present invention.FIGS. 10A to 10I illustrate cross-sectional views in an area corresponding to the area illustrated inFIG. 5A for convenience of description. Hereinafter, the present invention will be described with reference toFIGS. 10A to 10I . The same reference numeral may be given to components that are the same as those ofFIGS. 1 to 9B , and their detailed descriptions will be omitted. - As illustrated in
FIG. 10A , a preliminary insulating substrate 10-I, a preliminary circuit insulating layer 20-1, and a preliminary display layer 30-1 are formed. The preliminary insulating substrate 10-I may include a preliminary base layer 11-I and a preliminary auxiliary layer 12-1 formed on the preliminary base layer 11-I. The preliminary auxiliary layer 12-I may be formed by depositing an inorganic material on an entire surface of the preliminary base layer 11-I to cover an active area DA and a hole area PA. - Before the preliminary display layer 30-I is formed, a thin film transistor TR, a plurality of signal lines SCL1 and SCL2, a first preliminary circuit insulating layer 21-I, and a second preliminary circuit insulating layer 22-I may be formed. The thin film transistor TR includes a semiconductor pattern SP formed by depositing/patterning a semiconductor material, and a control electrode CE, an input electrode IE, and an output electrode OE, which are respectively formed by depositing/patterning a conductive material.
- The signal lines SCL1 and SCL2 may be formed by depositing/patterning a conductive material on the line area LA. Here, each of the signal lines SCL1 and SCL2 may be formed of the same material as each of the control electrode CE and the input electrode IE and may be simultaneously formed by the same process. However, this is merely an example. For example, the signal lines SCL1 and SCL2 may be formed through a process separated from the thin film transistor TR, but are not limited to any one embodiment. Each of the first preliminary circuit insulating layer 21-I and the second preliminary circuit insulating layer 22-I may be formed by depositing/patterning an insulating material.
- The preliminary display layer 30-I is formed on the preliminary circuit insulating layer 20-I. The preliminary display layer 30-I may include a first preliminary display insulating layer 31-I and a second preliminary display insulating layer 32-I.
- The first preliminary display insulating layer 31-I may be formed on the second preliminary
circuit insulating layer 22. The first preliminary display insulating layer 31-I may be formed by depositing/patterning the insulating material. Here, the first preliminary display insulating layer 31-I may be patterned to form an opening 31-OP that covers the active area DA and the line area LA and opens an area corresponding to the preliminary hole area HA. However, this is merely an example. For example, the opening 31-OP in the first preliminary display insulating layer 31-I may be omitted, but is not limited to any one embodiment. - Here, the first electrode E1 may be formed on the first preliminary display insulating layer 31-I. A first electrode E2 may be formed by depositing/patterning a conductive material. The first electrode E1 may be connected to the thin film transistor TR by passing through the first preliminary display insulating layer 31-I. A through-portion of the first preliminary display insulating layer 31-I, which is penetrated by the first electrode E1, may be formed simultaneously with the opening 31-OP. However, this is merely an example. For example, the portion penetrated by the first electrode E1 may be formed in a process different from that of the opening 31-OP.
- The second preliminary display insulating layer 32-I is formed on the first preliminary display insulating layer 31-I. The second preliminary display insulating layer 32-I may be formed on an entire surface of the insulating
substrate 10 to cover the first electrode E1 and fill the opening 31-OP. The second preliminary display insulating layer 32-I may be formed by depositing an insulating material. - Thereafter, as illustrated in
FIG. 10B , thedisplay insulating layer 30 is formed by patterning the first preliminary display insulating layer 31-I. In this case, a pixel opening OP and a guide pattern GPT may be formed. The pixel opening OP is formed in the active area DA. The pixel opening OP may be formed by removing a portion of the first preliminary display insulating layer 31-I so that at least a portion of the first electrode E1 of the first preliminary display insulating layer 31-I is exposed. The pixel opening OP and the guide pattern GPT may be formed in the same process through one mask. - The guide pattern GPT is formed on the hole area PA. The guide pattern GPT may be formed on the line area LA by being spaced apart from the active area DA. The guide pattern GPT may be formed by removing at least a portion of the second preliminary display insulating layer 32-I.
- Here, a depth of the guide pattern GPT may be determined according to a degree of etching of the second preliminary display insulating layer 32-I.In this embodiment, the guide pattern GPT may be formed to have a depth at which at least a portion of the first preliminary display insulating layer 31-I is removed. Thus, the guide pattern GPT is formed to have a depth by which the second preliminary display insulating layer 32-1 passes, and a portion of the first preliminary display insulating layer 31-I is recessed. However, this is merely an example. For example, an etching rate or time of the second preliminary display insulating layer 32-1 may be controlled to variously design the depth of the guide pattern GPT, but is not limited to any one embodiment.
- When the second
display insulating layer 32 is formed, an opening 32-OP that opens the preliminary hole area HA may be further formed. In this embodiment, the opening 31-OP of the firstdisplay insulating layer 31 and the opening 32-OP of the seconddisplay insulating layer 32 are illustrated as being independently formed by different processes, but are limited thereto. Alternatively, the opening 31-OP of the firstdisplay insulating layer 31 and the opening 32-OP of the seconddisplay insulating layer 32 may be formed simultaneously by the same process, but are not limited to any one embodiment. - Thereafter, as illustrated in
FIG. 10C , acircuit insulating layer 20 is formed by forming an opening 20-OP in the preliminary circuit insulating layer 20-I. The opening 20-OP are formed to pass through the first preliminary circuit insulating layer 21-I and the second preliminary circuit insulating layer 22-I. - The opening 20-OP may be formed in the hole area HA. The opening 20-OP may correspond to an area in which a groove, which will be described later, is formed. Thus, it may be formed in a closed line shape surrounding a center of the preliminary hole area HA so as to surround the module hole described later.
- Thereafter, as illustrated in
FIG. 10D , a mask MSK in which a predetermined open portion OP-M is formed is formed. The mask MSK may be formed on thedisplay insulating layer 30 and thecircuit insulating layer 20. The mask MSK may be formed by depositing/patterning an inorganic material. For example, the mask MSK may be formed of a metal or metal oxide. The open portion OP-M of the mask is formed in an area overlapping the opening 20-OP formed in thecircuit insulating layer 20 to expose a portion of the entire surface of the preliminary insulating substrate 10-I. - Thereafter, as illustrated in
FIG. 10E , anauxiliary layer 12 is formed by etching the preliminary auxiliary layer 12-I using the mask MSK. A portion of the preliminary auxiliary layer 12-I, which is exposed by the open portion OP-M of the mask, is etched to form a first portion H1. The first portion H1 exposes a top surface of the preliminary base layer 11-I. - Thereafter, as illustrated in
FIG. 10F , the insulatingsubstrate 10 is formed by additionally etching the preliminary base layer 11-I using the mask MSK. Due to a difference in etch selectivity between the preliminary base layer 11-I and the preliminary auxiliary layer 12-I, the preliminary base layer 11-I includes a second portion H2 that is under-cut from the open portion OP-M of the mask or the first portion H1. A width of the first portion H1 in the second direction DR2 may be less than that in the second direction D2 at the uppermost side of the second portion H2. Theauxiliary layer 12 may be formed with a tip part TP protruding by the under-cut. Thus, the groove part HM may include the first portion H1 and the second portion H2 and thus may include the tip part TP with the undercut shape. - Thereafter, as illustrated in
FIG. 10G , the light emitting element OL and the firstinorganic layer 41 are formed. The light emitting element OD may be formed by sequentially forming the emission layer EL, the control layer OL, and the second electrode E2. The emission layer EL may be formed by printing or jetting a light emitting material into the opening OP through the mask supported by the spacer SPS formed on the top surface of the seconddisplay insulating layer 32. - The control layer OL may be formed by depositing an organic material. The control layer OL may be formed by thermal deposition (i.e., evaporation). Here, a portion of the organic material may be deposited in the groove part HM to form an organic pattern OL-P. The second electrode E2 may be formed by depositing a conductive material. The deposition of the second electrode E2 may include a physical deposition process including thermal deposition and sputtering. Thus, although not shown, a portion of the conductive material may be formed in the groove part HM during the deposition process of the second electrode E2 to form a pattern.
- The first
inorganic layer 41 may be formed on the active area DA and the hole area PA. The firstinorganic layer 41 may be formed by depositing an insulation material. For example, the firstinorganic layer 41 may be formed by depositing an inorganic material or formed through chemical vapor deposition. Here, the firstinorganic layer 41 may be formed along an inner surface of the groove part HM. - Thereafter, as illustrated in
FIG. 10H , anorganic layer 42 is formed on the active area DA. Theorganic layer 42 may be formed by applying a liquid organic material to the firstinorganic layer 41 through a solution process such as a screen printing process or an inkjet process. - The
organic layer 42 according to this embodiment is formed by dropping a liquid organic material onto the active area DA and controlling the spreading of the dropped organic material. Here, the dropped organic material may be spread from the active area DA toward the hole area PA in a direction of an arrow to come into contact with the guide pattern GPT. The dropped organic material may fill at least a portion of the guide pattern GPT, or the spread path may be controlled by the guide pattern GPT so that the dropped organic material is evenly spread over an entire surface of the line area LA. Thus, the guide pattern GPT may be further provided to stably design the area one which theorganic layer 42 is formed. - Thereafter, as illustrated in
FIG. 10I , after the secondinorganic layer 43 is formed, a module hole MH is formed to form thedisplay panel 100. The secondinorganic layer 43 may be formed by depositing an insulation material. For example, the secondinorganic layer 43 may be formed by depositing an inorganic material on theorganic layer 42 through chemical vapor deposition. The secondinorganic layer 43 may be formed along the inside of the groove part HM to form a groove pattern GV. The secondinorganic layer 43 may be formed to contact the firstinorganic layer 41, and theorganic layer 42 may be sealed by the firstinorganic layer 41 and the secondinorganic layer 43. - Thereafter, the module hole MH is formed in the hole area PA. The module hole MH may be formed to pass through the
display panel 100. Thebase layer 11, theauxiliary layer 12, the firstcircuit insulating layer 21, the secondcircuit insulating layer 22, the firstdisplay insulating layer 31, the seconddisplay insulating layer 32, the control layer OL, the second electrode E2, the firstinorganic layer 41, and the secondinorganic layer 43, which are disposed in the hold area PA, may be penetrated by laser or drilling. Thus, a cross-section 11-E of the base layer, a cross-section 12-E of the auxiliary layer, a cross-section 21-E of the first circuit insulating layer, a cross-section 22-E of the second circuit insulating layer, a cross-section 31-E of the first display insulating layer, the cross-section 32-E of the second display insulating layer, a cross-section OL-E of the control layer, a second electrode E2-E of the second electrode, a cross-section 41-E of the first inorganic layer, and a cross section 43-E of the second inorganic layer may be formed, and an inner surface of the module hole MH may be defined by the above-described cross-sections. -
FIGS. 11A to 11F are cross-sectional views illustrating a method of manufacturing a display panel according to an embodiment of the present invention.FIGS. 11A to 11F illustrate cross-sectional views in an area corresponding to the area illustrated inFIG. 5A for convenience of description. Hereinafter, the present invention will be described with reference toFIGS. 11A and11B . The same reference numeral may be given to components that are the same as those ofFIGS. 1 to 10I , and their detailed descriptions will be omitted. - As illustrated in
FIG. 11A , a preliminary insulating substrate 10-I1, a preliminary circuit insulating layer 20-I1, and a preliminary display insulating layer 30-I1 are formed. Since the preliminary insulating substrate 10-I1 and the preliminary circuit insulating layer 20-I1 correspond to the contents described with reference toFIG. 10A , their duplicate descriptions will be omitted. An opening OP exposing a first electrode E1 and an opening 32-OP exposing a preliminary hole area HA may be formed in the preliminary display insulating layer 30-I1. Here, unlikeFIG. 10B , the guide pattern GPT (seeFIG. 10B ) is not formed on the preliminary display insulating layer 30-I1. - Thereafter, as illustrated in
FIG. 11B , acircuit insulating layer 20 is formed by forming an opening 20-OP in the preliminary circuit insulating layer 20-I1. An opening 20-OP of the preliminary circuit insulating layer may be formed in the preliminary hole area HA and corresponds to the content described inFIG. 10C , and thus, its duplicate description will be omitted. - Thereafter, as illustrated in
FIG. 11C , a mask MSK1 is formed on the preliminary insulating substrate 10-I1. The mask MSK1 may be formed to overlap the hole area PA and the active area DA and may be formed by depositing/patterning an inorganic material. In this embodiment, the mask MSK1 may be made of metal oxide. - The mask MSK1 may include a first open part OP-M1 formed in the preliminary hole area HA and a second open part OP-M2 formed in the line area LA. Since the first open part OP-M1 is a portion for forming the groove part HM and corresponds to the open part OP-M (see
FIG. 10D ) illustrated inFIG. 10D , its duplicate description will be omitted below. The second open part OP-M2 is disposed in the preliminary display insulating layer 30-I1 to expose at least a portion of a top surface of the second preliminary display insulating layer 32-I1. - Thereafter, as illustrated in
FIG. 11D , the preliminary insulating substrate 10-I1 and the preliminary display insulating layer 30-I1 are etched through the mask MSK1 to form thedisplay insulating layer 30. Here, the groove part HM and the guide pattern GPT may be formed. In this embodiment, the groove part HM and the guide pattern GPT may be formed in the same process through one mask MSK1. A depth of the guide pattern GPT and a depth of the groove HM may be variously controlled by controlling an etching rate and time of the preliminary display insulating layer 30-I1. - Thereafter, as illustrated in
FIGS. 11E and11F , after the mask MSK1 is removed, a light emitting element OD and anencapsulation layer 40 are formed, and then a module hole MH is formed to form thedisplay panel 100. A detailed description thereof corresponds to those described with reference toFIGS. 10G to 10I , and thus, the duplicate description will be omitted. - According to the present invention, the guide pattern GPT and the groove part HM may be simultaneously formed in the same process. Therefore, since the guide pattern GPT is formed without a separate additional process, the process may be simplified, and the process cost and process time may be reduced to be economical.
- It will be apparent to those skilled in the art that various modifications and deviations can be made in the present invention. Thus, it is intended that the present disclosure covers the modifications and deviations of this invention provided they come within the scope of the appended claims.
- Hence, the real protective scope of the present invention shall be determined by the technical scope of the accompanying claims.
- In the display panel and the method for manufacturing the same, the improvement in process reliability may improve the quality of the display panel, more facilitate the manufacturing method, and be effective in mass production. Therefore, the present invention for improving the process reliability of the display panel and the method for manufacturing the same has high industrial applicability.
Claims (22)
- A display panel (100) comprising:a base substrate having a front surface and a rear surface and comprising a hole area (PA) in which a through-hole (MH) passing through the front surface and the rear surface and a groove part (GV) surrounding the through-hole (MH) and recessed from the front surface are defined, an active area (DA) surrounding the hole area (PA), and a peripheral area (NDA) adjacent to the active area (DA);a circuit layer comprising a first circuit insulating layer (21) disposed on the base substrate, a second circuit insulating layer (22) disposed on the first circuit insulating layer (21), and a thin film transistor (TR1) disposed on the active area (DA);a display layer comprising a first display insulating layer (31) disposed on the circuit layer, a second display insulating layer (32) disposed on the first display insulating layer (31), and a light emitting element (OD) disposed on the active area (DA) and connected to the thin film transistor (TR1);a guide pattern (GPT) disposed on the circuit layer and disposed between the light emitting element (OD) and the groove part (GV) and including a plurality of patterns (GPTs) spaced apart from each other and radially arranged around the through-hole (MH); andan encapsulation layer (40) which covers the light emitting element (OD) and comprises a first inorganic layer (41) disposed on the active area (DA) and the hole area (PA), a second inorganic layer (43) disposed on the first inorganic layer (41), and an organic layer (42) disposed between the first inorganic layer (41) and the second inorganic layer (43),wherein the organic layer (42) covers at least a portion of the guide pattern (GPT).
- The display panel (100) of claim 1, wherein the guide pattern (GPT) is a recess pattern defined in at least one of the first display insulating layer (31) or the second display insulating layer (32).
- The display panel (100) of claim 2, wherein the guide pattern (GPT) passes through the second display insulating layer (32) and is recessed from a top surface of the first display insulating layer (31) on a cross-section.
- The display panel (100) of claim 2, wherein the guide pattern (GPT) is defined in the second display insulating layer (32) and spaced apart from the first display insulating layer (31).
- The display panel (100) of claim 2, wherein the guide pattern (GPT) comprises:a first guide pattern (GPTa) defined in the second display insulating layer (32) and recessed from a top surface of the second display insulating layer (32); anda second guide pattern (GPTb) defined in the first display insulating layer (31) and recessed from a top surface of the first display insulating layer (31),wherein the first guide pattern (GPTa) and the second guide pattern (GPTb) are spaced apart from each other when viewed on a plane.
- The display panel (100) of claim 1, wherein the guide pattern (GPT) is a pattern disposed on the second circuit insulating layer (22) and spaced apart from at least one of the first display insulating layer (31) or the second display insulating layer (32) when viewed on a plane.
- The display panel (100) of claim 6, wherein the guide pattern (GPT) comprises the same material as at least one of the first display insulating layer (31) or the second display insulating layer (32).
- The display panel (100) of claim 1, wherein the guide pattern (GPT) comprises a plurality of island patterns (GPTs-A) spaced apart from each other on a plane.
- The display panel (100) of claim 8, wherein the island patterns (GPTs-A) are radially aligned from a center of the through-hole (MH).
- The display panel (100) of claim 8, wherein the island patterns (GPTs-A) are randomly arranged.
- The display panel (100) of claim 1, wherein the guide pattern (GPT) has a closed line shape surrounding the groove part (GV) when viewed on a plane.
- The display panel (100) of claim 11, wherein the closed line shape comprises a circle, an ellipse, and a polygonal shape.
- The display panel (100) of claim 1, wherein the groove part (GV) has an under-cut shape on a cross-section.
- The display panel (100) of claim 1, wherein the groove part (GV) comprises:a first groove part (GV1) adjacent to the through-hole (MH); anda second groove part (GV2) disposed between the first groove part (GV1) and the guide pattern (GPT) to surround the first groove part (GV1),wherein each of an inner surface of the first groove part (GV1) and an inner surface of the second groove part (GV2) is covered by the first inorganic layer (41).
- The display panel (100) of claim 14, wherein, when viewed on a plane, the organic layer (42) overlaps the second groove part (GV2) and is spaced apart from the first groove part (GV1).
- The display panel (100) of claim 15, further comprising a filling pattern disposed at the first groove part (GV1) and spaced apart from the organic layer (42) so as to be sealed by the first inorganic layer (41) and the second inorganic layer (43),
wherein the filling pattern comprises the same material as the organic layer (42). - The display panel (100) of claim 14, wherein, when viewed on a plane, the organic layer (42) overlaps the first groove part (GV1) and the second groove part (GV2).
- The display panel (100) of claim 1, further comprising a dam part (DM-H) disposed between the groove part (GV) and the through-hole (MH) to surround the groove part (GV),
wherein the first inorganic layer (41) covers the dam part (DM-H). - A method for manufacturing a display panel (100), the method comprising:forming a circuit layer comprising a first circuit insulating layer (21), a second circuit insulating layer (22), and a thin film transistor (TR1) on a base substrate which are divided into a hole area (PA) and an active area (DA) surrounding the hole area (PA), when viewed on a plane;forming a first display insulating layer (31, 31-I) and a second display insulating layer (32, 32-I) on the circuit layer;forming a groove part (GV) at the base substrate; andpatterning at least one of the first display insulating layer (31, 31-I) and the second display insulating layer (32, 32-I) to form a guide pattern (GPT) including a plurality of patterns (GPTs) spaced apart from each other and radially arranged around the through-hole (MH).
- The method of claim 19, wherein the guide pattern (GPT) and the groove part (GV) are formed at the same time.
- The method of claim 20, further comprising forming a mask (MSK) comprising a first open part (OP-M1) exposing a portion of the hole area (PA) of the base substrate and a second open part (OP-M2) exposing a portion of the hole area (PA) of the second display insulating layer (32),wherein the groove part (GV) is formed by removing a portion of an area exposed through the first open part (OP-M1), andthe groove pattern (GV) is formed by removing a portion of an area exposed through the second open part (OP-M2).
- The method of claim 19, wherein the second display insulating layer (32) is formed after the forming of the first display insulating layer (31),
the forming of the second display insulating layer (32) comprises:forming a first electrode (E1) connected to the thin film transistor (TR1) on the first display insulating layer (31) ;forming a preliminary insulating layer (32-I) covering the first electrode (E1); andforming an opening exposing at least a portion of the first electrode (E1) at the preliminary insulating layer (32-I), andthe guide pattern (GPT) and the opening are formed at the same time.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020180075944A KR102609418B1 (en) | 2018-06-29 | 2018-06-29 | Display panel, electronic apparatus including the same, method of manufaturing display panel |
PCT/KR2019/004533 WO2020004789A1 (en) | 2018-06-29 | 2019-04-15 | Display panel, electronic device including same, and method for manufacturing display panel |
Publications (3)
Publication Number | Publication Date |
---|---|
EP3817079A1 EP3817079A1 (en) | 2021-05-05 |
EP3817079A4 EP3817079A4 (en) | 2022-07-06 |
EP3817079B1 true EP3817079B1 (en) | 2024-07-10 |
Family
ID=68985087
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP19826292.5A Active EP3817079B1 (en) | 2018-06-29 | 2019-04-15 | Display panel, electronic device including same, and method for manufacturing display panel |
Country Status (5)
Country | Link |
---|---|
US (1) | US12010866B2 (en) |
EP (1) | EP3817079B1 (en) |
KR (1) | KR102609418B1 (en) |
CN (1) | CN112385057A (en) |
WO (1) | WO2020004789A1 (en) |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102608021B1 (en) | 2018-09-03 | 2023-12-01 | 삼성디스플레이 주식회사 | Electronic apparatus and method of manufacturing the same |
CN110767680B (en) * | 2018-09-30 | 2022-10-21 | 昆山国显光电有限公司 | Display panel, display screen and display terminal |
KR20200126451A (en) * | 2019-04-29 | 2020-11-09 | 삼성디스플레이 주식회사 | Electronic device |
CN110098234B (en) * | 2019-05-07 | 2021-08-27 | 京东方科技集团股份有限公司 | Electroluminescent device, preparation method and detection method thereof and display device |
KR20200145954A (en) * | 2019-06-21 | 2020-12-31 | 삼성디스플레이 주식회사 | Display apparatus |
KR20210010778A (en) * | 2019-07-19 | 2021-01-28 | 삼성디스플레이 주식회사 | Flexible display device |
CN110600526B (en) * | 2019-09-30 | 2021-08-03 | 武汉华星光电半导体显示技术有限公司 | Display panel and display device |
KR20210040230A (en) * | 2019-10-02 | 2021-04-13 | 삼성디스플레이 주식회사 | Display device |
CN110993679B (en) * | 2019-12-20 | 2024-04-30 | 京东方科技集团股份有限公司 | Stretchable display substrate, manufacturing method thereof and stretchable display device |
KR20210086888A (en) * | 2019-12-31 | 2021-07-09 | 삼성디스플레이 주식회사 | Display device and Method for manufacturing a display device |
US11322720B2 (en) * | 2020-02-27 | 2022-05-03 | Wuhan China Star Optoelectronics Semiconductor Display Technology Co., Ltd. | Display panel having a grooved non-display area |
US11600800B2 (en) * | 2020-07-31 | 2023-03-07 | Innolux Corporation | Electronic device having a curved profile interface corresponding to a recess |
CN112116872B (en) * | 2020-09-23 | 2022-12-06 | 京东方科技集团股份有限公司 | Display panel, preparation method thereof and display device |
CN112164760B (en) * | 2020-09-28 | 2023-05-30 | 京东方科技集团股份有限公司 | Display panel and electronic device |
JP7478643B2 (en) * | 2020-10-22 | 2024-05-07 | 新光電気工業株式会社 | Circuit Board |
KR20220067655A (en) | 2020-11-17 | 2022-05-25 | 삼성디스플레이 주식회사 | Display pane and electronic apparatus including the same |
CN112542092B (en) * | 2020-12-08 | 2023-05-26 | 合肥维信诺科技有限公司 | Display panel and display device |
KR20220096925A (en) * | 2020-12-31 | 2022-07-07 | 엘지디스플레이 주식회사 | Light emitting display apparatus and multi screen display apparatus using the same |
CN115315824A (en) * | 2021-03-05 | 2022-11-08 | 京东方科技集团股份有限公司 | Display panel and display device |
CN113270561B (en) * | 2021-05-19 | 2023-08-29 | 京东方科技集团股份有限公司 | Display panel and display device |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7535163B2 (en) * | 2006-02-22 | 2009-05-19 | Tpo Displays Corp. | System for displaying images including electroluminescent device and method for fabricating the same |
JP4950673B2 (en) * | 2007-01-10 | 2012-06-13 | キヤノン株式会社 | Organic EL display device |
EP2469986B1 (en) * | 2009-11-26 | 2016-06-01 | Sharp Kabushiki Kaisha | Organic el device |
DE102011089443B4 (en) | 2011-02-14 | 2016-12-01 | Lg Display Co., Ltd. | display device |
KR101257939B1 (en) | 2011-02-14 | 2013-04-24 | 엘지디스플레이 주식회사 | Display apparatus |
KR101800669B1 (en) | 2011-09-07 | 2017-12-20 | 엘지디스플레이 주식회사 | Liquid crystal display devece |
US9806219B2 (en) | 2013-02-14 | 2017-10-31 | Apple Inc. | Displays with camera window openings |
CN103887261B (en) * | 2014-03-03 | 2016-08-31 | 京东方科技集团股份有限公司 | A kind of flexible display and preparation method thereof |
KR102370035B1 (en) * | 2015-02-05 | 2022-03-07 | 삼성디스플레이 주식회사 | Transparent display substrates, transparent display devices and methods of manufacturing transparent display devices |
KR102427249B1 (en) * | 2015-10-16 | 2022-08-01 | 삼성디스플레이 주식회사 | display device |
US10374197B2 (en) * | 2015-10-30 | 2019-08-06 | Lg Display Co., Ltd. | Organic light emitting diode display device with micro lenses |
US10205122B2 (en) | 2015-11-20 | 2019-02-12 | Samsung Display Co., Ltd. | Organic light-emitting display and method of manufacturing the same |
KR102457252B1 (en) * | 2015-11-20 | 2022-10-24 | 삼성디스플레이 주식회사 | Organic light emitting display and manufacturing method using the same |
KR20170111827A (en) | 2016-03-29 | 2017-10-12 | 삼성전자주식회사 | Electronic device including display and camera |
KR102421577B1 (en) * | 2016-04-05 | 2022-07-18 | 삼성디스플레이 주식회사 | Display device |
KR102610024B1 (en) | 2016-06-16 | 2023-12-06 | 삼성디스플레이 주식회사 | Display device |
KR20180054386A (en) | 2016-11-15 | 2018-05-24 | 엘지디스플레이 주식회사 | Organic light emitting display device |
JP6807223B2 (en) * | 2016-11-28 | 2021-01-06 | 株式会社ジャパンディスプレイ | Display device |
KR102589245B1 (en) * | 2016-11-30 | 2023-10-12 | 엘지디스플레이 주식회사 | Display device and method for manufacturing thereof |
CN107579171B (en) | 2017-08-31 | 2019-07-30 | 京东方科技集团股份有限公司 | Organic electroluminescent display substrate and preparation method thereof, display device |
KR102610254B1 (en) | 2018-05-18 | 2023-12-07 | 삼성디스플레이 주식회사 | Electronic panel and method of manufaturing the same |
-
2018
- 2018-06-29 KR KR1020180075944A patent/KR102609418B1/en active IP Right Grant
-
2019
- 2019-04-15 WO PCT/KR2019/004533 patent/WO2020004789A1/en active Application Filing
- 2019-04-15 CN CN201980044027.1A patent/CN112385057A/en active Pending
- 2019-04-15 EP EP19826292.5A patent/EP3817079B1/en active Active
- 2019-04-15 US US17/256,826 patent/US12010866B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
KR20200003334A (en) | 2020-01-09 |
EP3817079A4 (en) | 2022-07-06 |
EP3817079A1 (en) | 2021-05-05 |
US12010866B2 (en) | 2024-06-11 |
CN112385057A (en) | 2021-02-19 |
WO2020004789A1 (en) | 2020-01-02 |
US20210151715A1 (en) | 2021-05-20 |
KR102609418B1 (en) | 2023-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP3817079B1 (en) | Display panel, electronic device including same, and method for manufacturing display panel | |
CN110504380B (en) | Electronic panel and method of manufacturing the same | |
US10969889B2 (en) | Electronic apparatus and method for manufacturing the same | |
US20220384549A1 (en) | Method of manufacturing display panel and display apparatus including the display panel | |
EP3660640B1 (en) | Electronic touch display panel including crack detection pattern | |
EP3664143A2 (en) | Electronic device | |
US11552136B2 (en) | Electronic apparatus | |
US20240224588A1 (en) | Display panel and method for manufacturing the same | |
US12035558B2 (en) | Electronic apparatus including display module opening having cover patterned side surfaces | |
CN111108543B (en) | Optoelectronic device | |
US11348989B2 (en) | Electronic panel and electronic apparatus including the same | |
CN111108599A (en) | Optoelectronic device | |
US20220149327A1 (en) | Display apparatus, method of manufacturing the same, and electronic device | |
US11581393B2 (en) | Electronic apparatus | |
US11818940B2 (en) | Electronic apparatus including an electronic module and method of manufacturing the same | |
US20240138236A1 (en) | Electronic device and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE INTERNATIONAL PUBLICATION HAS BEEN MADE |
|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
17P | Request for examination filed |
Effective date: 20201228 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
DAV | Request for validation of the european patent (deleted) | ||
DAX | Request for extension of the european patent (deleted) | ||
REG | Reference to a national code |
Ref document number: 602019055078 Country of ref document: DE Ref country code: DE Ref legal event code: R079 Free format text: PREVIOUS MAIN CLASS: H01L0051520000 Ipc: H01L0027320000 |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20220609 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H01L 51/52 20060101ALI20220602BHEP Ipc: H01L 27/32 20060101AFI20220602BHEP |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230516 |
|
REG | Reference to a national code |
Ref document number: 602019055078 Country of ref document: DE Ref country code: DE Ref legal event code: R079 Free format text: PREVIOUS MAIN CLASS: H01L0027320000 Ipc: H10K0059122000 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: H10K 59/131 20230101ALN20240112BHEP Ipc: H10K 71/00 20230101ALI20240112BHEP Ipc: H10K 59/80 20230101ALI20240112BHEP Ipc: H10K 59/124 20230101ALI20240112BHEP Ipc: H10K 59/122 20230101AFI20240112BHEP |
|
INTG | Intention to grant announced |
Effective date: 20240131 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |