EP3457814A1 - Dimming control optimization system - Google Patents

Dimming control optimization system Download PDF

Info

Publication number
EP3457814A1
EP3457814A1 EP17191257.9A EP17191257A EP3457814A1 EP 3457814 A1 EP3457814 A1 EP 3457814A1 EP 17191257 A EP17191257 A EP 17191257A EP 3457814 A1 EP3457814 A1 EP 3457814A1
Authority
EP
European Patent Office
Prior art keywords
dimming
module
signal
control
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP17191257.9A
Other languages
German (de)
French (fr)
Other versions
EP3457814B1 (en
Inventor
Sen-Tai Yang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yu Jing Energy Tech Co Ltd
Yu Jing Energy Technology Co Ltd
Original Assignee
Yu Jing Energy Tech Co Ltd
Yu Jing Energy Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yu Jing Energy Tech Co Ltd, Yu Jing Energy Technology Co Ltd filed Critical Yu Jing Energy Tech Co Ltd
Priority to EP17191257.9A priority Critical patent/EP3457814B1/en
Publication of EP3457814A1 publication Critical patent/EP3457814A1/en
Application granted granted Critical
Publication of EP3457814B1 publication Critical patent/EP3457814B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B47/00Circuit arrangements for operating light sources in general, i.e. where the type of light source is not relevant
    • H05B47/10Controlling the light source
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B45/00Circuit arrangements for operating light-emitting diodes [LED]
    • H05B45/30Driver circuits
    • H05B45/37Converter circuits
    • H05B45/3725Switched mode power supply [SMPS]

Definitions

  • the invention relates to a dimming control optimization system, and more particularly, to a dimming control optimization system without flickering during transition between analog dimming and digital dimming.
  • Dimming generally can be divided into analog dimming and digital dimming.
  • Analog dimming adjusts the brightness of a light directly with a stable voltage or current. The voltage or current output by a controller can be adjusted based on whether the intensity of the light output is depended on voltage or current.
  • Digital dimming uses pulse width modulation (PWM) to split a cycle of a light into intervals where the light is "on” and “off” under a constant voltage or current. The brightness of the light is proportional to the ratio of the "on” period to the "off” period.
  • PWM pulse width modulation
  • analog dimming relies on the light emitting signal as a feedback. In low brightness, a low feedback signal may affect the stability and accuracy of the control. Moreover, analog dimming results in different color temperatures at high and low brightness. For applicant with stringent color requirements, analog dimming is not suitable for low brightness. Digital dimming has potential drawbacks, including audible noises if the dimming frequency is within the audio range. If the dimming frequency is too low, flickers may be observed. Digital dimming may also cause multiple harmonics and distortions in the power lines, which is not conductive to specifications that have stringent requirements for power factor correction (PFC) and total harmonic distortion (THD). Integrated hybrid dimming thus has the advantages of both of these approaches.
  • PFC power factor correction
  • TDD total harmonic distortion
  • this type of control circuits may be forced into a burst mode at low brightness.
  • the frequency of this burst mode is not controllable as frequency is increasingly lowered with an increasingly lower brightness. It is inevitable that the dimming frequency enters the visible range.
  • a backlight unit includes: a LED array having a plurality of LEDs; a voltage generating unit for generating a driver voltage in response to a switch signal for driving the LEDs; an amplifying unit for feeding back the driver voltage and amplifying the driver voltage to output an amplified signal; a stabilizer for stabilizing the amplified signal; a comparator for comparing the amplified signal with a reference waveform in order to apply the switch signal to the voltage generating unit; a first switching unit for switching a current of the LED array in response to a PWM dimming signal from a timing controller; and a second switching unit for switching the switch signal from the comparator in response to the PWM dimming signal.
  • PWM dimming shortage of instantaneous voltage is not addressed
  • a dual dimming backlight driver performs digital dimming upon receiving a PWM dimming signal.
  • the PWM dimming signal includes an enabled period and a disabled period in a cycle, and a duty cycle is a ratio of the enabled period to a cycle.
  • the driver converts a DC voltage into an output AC voltage to drive a backlight source to illuminate, and during the disabled period, the driver inhibits the backlight source such that it does not illuminate.
  • a lamp current is fixed at a first current based on a difference between a feedback voltage and a first voltage
  • the first voltage is adjusted to a second voltage
  • the lamp current is fixed at a second current based on a difference between the feedback voltage and the second voltage.
  • the second current is smaller than the first current. Therefore, this application is based on digital dimming, in particular, when the duty cycle is less than or equal to the threshold duty cycle, i.e. when the average brightness is lower than a certain level, the lamp current is reduced by digital dimming to further lower the average brightness, thereby increasing brightness contrast.
  • the backlight control has non-linear issue at low brightness as the "on" period of the light is limited due to the on-time of PWM being too short.
  • digital and analog dimming are used in this application, there is no solution proposed for the step-like variations occurring during switching of the two dimming modes.
  • a port-sharing digital/analog dimmer includes: a comparator module, buffer modules, a gate logic module, wherein the comparator module includes first and second comparators A1 and A2, the first comparator A1 is configured for processing digital dimming and controlling the status of an enabled port EN of the second comparator A2 through buffer modules B1 and B2 and a capacitor C, the second comparator A2 is configured for processing analog dimming.
  • a dimming signal processed by the two comparators is then passed through an OR gate and an AND gate of the gate logic module.
  • the present invention is proposed to provide improvements that address these shortcomings.
  • One main objective of the present invention is to provide a dimming control optimization system that will not produce flickering during transitions between analog and digital dimming.
  • Another objective of the present invention is to provide a dimming control optimization system that uses the same compensation voltage to control analog dimming for medium and high brightness and to enter into a fixed-frequency digital dimming for low brightness.
  • Still another objective of the present invention is to provide a dimming control optimization system that introduces a finite-peak periodic continuous wave input signal and synchronizes the dimming signal with the periodic continuous wave input signal.
  • the technical means employed by the present invention may include:
  • the technical means employed by the present invention may include:
  • the power supply converting module clamps the control reference signal at a negative trough of the dimming signal.
  • the negative trough of the dimming signal is a trough voltage of the periodic continuous wave input signal.
  • the periodic continuous wave input signal is a saw-tooth wave, a triangular wave or a sine wave with a stable period, and the finite peak is within the voltage range of the compensation voltage.
  • the error amplifying module, the comparator module and the dimming module are mutually and electrically connected with a compensation capacitor for generating the compensation voltage.
  • the dimming module is connected with a decoupling capacitor, and the voltage on the decoupling capacitor is the finite-peak periodic continuous wave input signal.
  • FIG. 1 a block diagram depicting a dimming control optimization system in accordance with an embodiment of the present invention is shown.
  • the dimming control optimization system includes the components as follow.
  • a light-emitting sampling module 2 is used for obtaining a brightness signal of an illuminator 1.
  • An integrator module 3 is electrically connected with the light-emitting sampling module 2 for receiving and integrating the brightness signal to generate a DC sampling signal.
  • An error amplifying module 4 is electrically connected with the integrator module 3 for receiving the sampling signal and a dimming reference voltage provided externally to generate an output signal.
  • a comparator module 5 is electrically connected with the error amplifying module 4 for determining if the output signal from the error amplifying module 4 has reached a threshold for transition and outputting the compensation voltage of the error amplifying module or a threshold voltage as a control reference signal.
  • a dimming module 6 is used for receiving a finite-peak periodic continuous wave input signal and the control reference signal to generate a dimming signal.
  • the dimming module 6 is connected with a decoupling capacitor 9.
  • the voltage on the decoupling capacitor 9 is the finite-peak periodic continuous wave input signal.
  • the aforementioned periodic continuous wave input signal can be a saw-tooth wave, a triangular wave or a sine wave with a stable period, and "finite peak" is within the voltage range of the compensation voltage.
  • a power supply transitioning module 7 is electrically connected with the comparator module 5 and the dimming module 6 for synchronizing the periods of the control reference signal and the dimming signal to output a dimming control signal for adjusting the brightness of the illuminator.
  • the compensation voltage comes from a compensation capacitor 8.
  • the compensation capacitor 8 is mutually and electrically connected between the error amplifying module 4, the comparator module 5 and the dimming module 6.
  • the comparator module 5 outputs the control reference signal including the compensation voltage.
  • the control reference signal and the finite-peak periodic continuous wave input signal are inputted into the dimming module 6, which generates the dimming signal to be transmitted to the power supply transitioning module 7.
  • the power supply transitioning module 7 synchronizes the periods of the control reference signal and the dimming signal. This allows the dimming control optimization system to control analog dimming of the illuminator 1 for medium and high brightness and to enter into a fixed-frequency digital dimming for low brightness without transition gaps during the transitioning between the two dimming modes.
  • FIGs. 2 and 3 a block diagram and a waveform graph depicting the dimming control optimization system in accordance with a preferred embodiment of the present invention are shown.
  • This embodiment illustrates the implementations of the system when the comparator 5 is in positive feedback. It can be seen from the diagram and the graph, the lower the compensation voltage (V EA ) of the compensation capacitor 8, i.e. the lower the output signal voltage of the error amplifying module 4, the lower the output power of the power supply transitioning module 7.
  • V EA the compensation voltage of the compensation capacitor 8
  • the power supply transitioning module 7 then clamps the control reference signal at a positive peak value (i.e.
  • the power supply transitioning module 7 synchronizes the periods of the control reference signal and the dimming signal, that is, the output of the power supply transitioning module 7 is a PWM-controlled signal.
  • the control signal used is the peak (VP).
  • a dimming control signal T outputted by the power supply transitioning module 7 is an analog dimming signal T1. At this stage, dimming is controlled in an analog manner.
  • V EA the compensation voltage
  • Vc the voltage peak of the dimming control signal T is clamped at the peak (VP) of the periodic continuous wave input signal (Vc).
  • the period of the dimming control signal T will create a PWM-controlled digital dimming signal T2 due to synchronization of the periods of the control reference signal and the dimming signal by the power supply transitioning module 7.
  • dimming is digitally controlled. It can be seen more clearly from FIG. 4 , during the transition of the analog dimming signal T1 to the digital dimming signal T2, it is not a direct analog to digital transition, but a progressive transition. Therefore, a dimming control optimization system without flickering during transitioning between analog and digital dimming can be achieved.
  • FIGs. 4 and 5 a block diagram and a waveform graph depicting the dimming control optimization system in accordance with another preferred embodiment of the present invention are shown.
  • This embodiment illustrates the implementations of the system when the comparator 5 is in negative feedback.
  • the compensation voltage (V EA ) approaches the trough (VV) of the periodic continuous wave input signal (Vc) on the decoupling capacitor 9
  • the power supply transitioning module 7 then clamps the control reference signal at a negative trough value (i.e.
  • the power supply transitioning module 7 synchronizes the control reference signal and the dimming signal, that is, the output of the power supply transitioning module 7 is a PWM-controlled signal.
  • the control signal used is the trough (VV).
  • a dimming control signal T outputted by the power supply transitioning module 7 is an analog dimming signal T1. At this stage, dimming is controlled in an analog manner.
  • V EA the compensation voltage
  • V V the voltage peak of the dimming control signal T is clamped at the trough (VV) of the periodic continuous wave input signal (Vc).
  • the period of the dimming control signal T will create a PWM-controlled digital dimming signal T2 due to synchronization of the periods of the control reference signal and the dimming signal by the power supply transitioning module 7.
  • dimming is digitally controlled. It can be seen more clearly from FIG. 4 , during the transition of the analog dimming signal T1 to the digital dimming signal T2, it is not a direct analog to digital transition, but a progressive transition. Therefore, a dimming control optimization system without flickering during transitioning between analog and digital dimming can be achieved.
  • the dimming control optimization system of the present invention is capable of using the same compensation voltage to control analog dimming for medium and high brightness and enter into fixed-frequency digital dimming for low brightness without producing flickers during the transition (transition gaps).
  • the present invention is submitted to be novel and non-obvious and a patent application is hereby filed in accordance with the patent law. It should be noted that the descriptions given above are merely descriptions of preferred embodiments of the present invention, various changes, modifications, variations or equivalents can be made to the invention without departing from the scope or spirit of the invention. It is intended that all such changes, modifications and variations fall within the scope of the following appended claims and their equivalents.

Landscapes

  • Circuit Arrangement For Electric Light Sources In General (AREA)

Abstract

A dimming control optimization system includes a light-emitting sampling module, an integrator module, an error amplifying module, a comparator module, a dimming module, and a power supply converting module. The light-emitting sampling module obtains and transmits a brightness signal of an illuminator to the integrator. The integrator module integrates the brightness signal to generate a direct-current (DC) sampling signal. The error amplifying module receives the sampling signal and an external dimming reference voltage to generate an output compensation voltage signal. The comparator module determines if the output signal from the error amplifying module has reached a transitioning threshold and output the compensation voltage of the error amplifying module or a threshold voltage as a control reference signal. The dimming module receives the control reference signal and a finite-peak periodic continuous wave input signal to generate a dimming signal to be sent to the power supply converting module. The power supply transitioning module synchronizes the control reference signal and the dimming signal to allow the dimming control optimization system to control analog dimming of the illuminator for medium and high brightness and to enter into a fixed-frequency digital dimming for low brightness without transition gaps during the transitioning between the two dimming modes.

Description

    BACKGROUND OF THE INVENTION 1. Field of the Invention
  • The invention relates to a dimming control optimization system, and more particularly, to a dimming control optimization system without flickering during transition between analog dimming and digital dimming.
  • 2. Description of the Prior Art
  • Dimming generally can be divided into analog dimming and digital dimming. Analog dimming adjusts the brightness of a light directly with a stable voltage or current. The voltage or current output by a controller can be adjusted based on whether the intensity of the light output is depended on voltage or current. Digital dimming uses pulse width modulation (PWM) to split a cycle of a light into intervals where the light is "on" and "off" under a constant voltage or current. The brightness of the light is proportional to the ratio of the "on" period to the "off" period. There is also hybrid dimming methods, for example, where analog dimming is used for high to medium brightness and digital dimming for below medium brightness.
  • Since analog dimming relies on the light emitting signal as a feedback. In low brightness, a low feedback signal may affect the stability and accuracy of the control. Moreover, analog dimming results in different color temperatures at high and low brightness. For applicant with stringent color requirements, analog dimming is not suitable for low brightness. Digital dimming has potential drawbacks, including audible noises if the dimming frequency is within the audio range. If the dimming frequency is too low, flickers may be observed. Digital dimming may also cause multiple harmonics and distortions in the power lines, which is not conductive to specifications that have stringent requirements for power factor correction (PFC) and total harmonic distortion (THD). Integrated hybrid dimming thus has the advantages of both of these approaches. Of course, the architectures of some control circuits cannot obtain a balance between low brightness control and efficiency due to its gain curve, this type of control circuits may be forced into a burst mode at low brightness. However, the frequency of this burst mode is not controllable as frequency is increasingly lowered with an increasingly lower brightness. It is inevitable that the dimming frequency enters the visible range.
  • As a result, methods that combine digital and analog dimming have been proposed, for example, in TW Patent Publication No. I501006 titled "Backlight Unit and Method for Driving the Same", it is characterized in that: a backlight unit includes: a LED array having a plurality of LEDs; a voltage generating unit for generating a driver voltage in response to a switch signal for driving the LEDs; an amplifying unit for feeding back the driver voltage and amplifying the driver voltage to output an amplified signal; a stabilizer for stabilizing the amplified signal; a comparator for comparing the amplified signal with a reference waveform in order to apply the switch signal to the voltage generating unit; a first switching unit for switching a current of the LED array in response to a PWM dimming signal from a timing controller; and a second switching unit for switching the switch signal from the comparator in response to the PWM dimming signal. However, in this publication, in the aspect of PWM dimming, shortage of instantaneous voltage is not addressed, resulting in large errors in PWM dimming.
  • Moreover, in TW Patent Publication No. M359771 titled "Dual Dimming Backlight Driver", it is characterized in that: a dual dimming backlight driver performs digital dimming upon receiving a PWM dimming signal. The PWM dimming signal includes an enabled period and a disabled period in a cycle, and a duty cycle is a ratio of the enabled period to a cycle. During the enabled period, the driver converts a DC voltage into an output AC voltage to drive a backlight source to illuminate, and during the disabled period, the driver inhibits the backlight source such that it does not illuminate. In addition, when the duty cycle is greater than a threshold duty cycle, in the enabled period, a lamp current is fixed at a first current based on a difference between a feedback voltage and a first voltage, whereas when the duty cycle is determined to be less than or equal to the threshold duty cycle, the first voltage is adjusted to a second voltage, and in the enabled period, the lamp current is fixed at a second current based on a difference between the feedback voltage and the second voltage. The second current is smaller than the first current. Therefore, this application is based on digital dimming, in particular, when the duty cycle is less than or equal to the threshold duty cycle, i.e. when the average brightness is lower than a certain level, the lamp current is reduced by digital dimming to further lower the average brightness, thereby increasing brightness contrast. However, in this application, the backlight control has non-linear issue at low brightness as the "on" period of the light is limited due to the on-time of PWM being too short. Moreover, although digital and analog dimming are used in this application, there is no solution proposed for the step-like variations occurring during switching of the two dimming modes.
  • Furthermore, in CN Patent Publication No. CN106535412A titled "Port-Sharing Digital/Analog Dimmer", it is characterized in that: a port-sharing digital/analog dimmer includes: a comparator module, buffer modules, a gate logic module, wherein the comparator module includes first and second comparators A1 and A2, the first comparator A1 is configured for processing digital dimming and controlling the status of an enabled port EN of the second comparator A2 through buffer modules B1 and B2 and a capacitor C, the second comparator A2 is configured for processing analog dimming. A dimming signal processed by the two comparators is then passed through an OR gate and an AND gate of the gate logic module. The advantage of this application is that the input port for the digital dimming and analog dimming is integrated, so that one input port provides both analog and digital functions. It is simple in structure and saves chip footprint and packaging cost. However, this publication only has digital and analog modes in the input dimming signals, but the actual output control signal is still just digital (PWM).
  • In view of the shortcomings in the prior art, the present invention is proposed to provide improvements that address these shortcomings.
  • SUMMARY OF THE INVENTION
  • One main objective of the present invention is to provide a dimming control optimization system that will not produce flickering during transitions between analog and digital dimming.
  • Another objective of the present invention is to provide a dimming control optimization system that uses the same compensation voltage to control analog dimming for medium and high brightness and to enter into a fixed-frequency digital dimming for low brightness.
  • Still another objective of the present invention is to provide a dimming control optimization system that introduces a finite-peak periodic continuous wave input signal and synchronizes the dimming signal with the periodic continuous wave input signal.
  • In order to achieve the above objectives and efficacies, the technical means employed by the present invention may include:
    • a light-emitting sampling module for obtaining a brightness signal of an illuminator;
    • an integrator module electrically connected with the light-emitting sampling module for receiving and integrating the brightness signal to generate a direct-current (DC) sampling signal;
    • an error amplifying module electrically connected with the integrator module for receiving the sampling signal and a dimming reference voltage provided externally to generate an output signal;
    • a comparator module for determining if the output signal of the error amplifying module has reached a transitioning threshold and outputting the compensation voltage outputted by the error amplifying module or a threshold voltage as a control reference signal;
    • a dimming module for receiving a finite-peak periodic continuous wave input signal and the control reference signal to generate a dimming signal; and
    • a power supply transitioning module electrically connected with the comparator module and the dimming module for synchronizing the periods of the control reference signal and the dimming signal to output a dimming control signal for adjusting the brightness of the illuminator,
    • wherein when the comparator module outputs the control reference signal including the compensation voltage, the control reference signal and the finite-peak periodic continuous wave input signal are inputted into the dimming module, which generates the dimming signal to be transmitted to the power supply transitioning module, the power supply transitioning module synchronizes the periods of the control reference signal and the dimming signal to allow the dimming control optimization system to control analog dimming of the illuminator for medium and high brightness and to enter into a fixed-frequency digital dimming for low brightness without transition gaps during the transitioning between the two dimming modes
  • In order to achieve the above objectives and efficacies, the technical means employed by the present invention may include:
    • Based on the above structure, when the comparator is in positive feedback control, the power supply converting module clamps the control reference signal at a positive peak of the dimming signal. The positive peak of the dimming signal is a peak voltage of the periodic continuous wave input signal.
  • Based on the above structure, when the comparator is in negative feedback control, the power supply converting module clamps the control reference signal at a negative trough of the dimming signal. The negative trough of the dimming signal is a trough voltage of the periodic continuous wave input signal.
  • Based on the above structure, the periodic continuous wave input signal is a saw-tooth wave, a triangular wave or a sine wave with a stable period, and the finite peak is within the voltage range of the compensation voltage.
  • Based on the above structure, the error amplifying module, the comparator module and the dimming module are mutually and electrically connected with a compensation capacitor for generating the compensation voltage.
  • Based on the above structure, the dimming module is connected with a decoupling capacitor, and the voltage on the decoupling capacitor is the finite-peak periodic continuous wave input signal.
  • The objectives, efficacies and features of the present invention can be more fully understood by referring to the drawing as follows:
  • BRIEF DESCRIPTION OF THE DRAWINGS
    • FIG. 1 is a block diagram depicting a dimming control optimization system in accordance with an embodiment of the present invention
    • FIG. 2 is a block diagram depicting a dimming control optimization system in accordance with a preferred embodiment of the present invention.
    • FIG. 3 is a waveform graph of FIG. 2.
    • FIG. 4 is a block diagram depicting a dimming control optimization system in accordance with another preferred embodiment of the present invention.
    • FIG. 5 is a waveform graph of FIG. 4.
    DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS
  • Referring to FIG. 1, a block diagram depicting a dimming control optimization system in accordance with an embodiment of the present invention is shown. The dimming control optimization system includes the components as follow.
  • A light-emitting sampling module 2 is used for obtaining a brightness signal of an illuminator 1.
  • An integrator module 3 is electrically connected with the light-emitting sampling module 2 for receiving and integrating the brightness signal to generate a DC sampling signal.
  • An error amplifying module 4 is electrically connected with the integrator module 3 for receiving the sampling signal and a dimming reference voltage provided externally to generate an output signal.
  • A comparator module 5 is electrically connected with the error amplifying module 4 for determining if the output signal from the error amplifying module 4 has reached a threshold for transition and outputting the compensation voltage of the error amplifying module or a threshold voltage as a control reference signal.
  • A dimming module 6 is used for receiving a finite-peak periodic continuous wave input signal and the control reference signal to generate a dimming signal. The dimming module 6 is connected with a decoupling capacitor 9. The voltage on the decoupling capacitor 9 is the finite-peak periodic continuous wave input signal. It should be noted that the aforementioned periodic continuous wave input signal can be a saw-tooth wave, a triangular wave or a sine wave with a stable period, and "finite peak" is within the voltage range of the compensation voltage.
  • A power supply transitioning module 7 is electrically connected with the comparator module 5 and the dimming module 6 for synchronizing the periods of the control reference signal and the dimming signal to output a dimming control signal for adjusting the brightness of the illuminator.
  • The compensation voltage comes from a compensation capacitor 8. The compensation capacitor 8 is mutually and electrically connected between the error amplifying module 4, the comparator module 5 and the dimming module 6.
  • Accordingly, the comparator module 5 outputs the control reference signal including the compensation voltage. The control reference signal and the finite-peak periodic continuous wave input signal are inputted into the dimming module 6, which generates the dimming signal to be transmitted to the power supply transitioning module 7. The power supply transitioning module 7 synchronizes the periods of the control reference signal and the dimming signal. This allows the dimming control optimization system to control analog dimming of the illuminator 1 for medium and high brightness and to enter into a fixed-frequency digital dimming for low brightness without transition gaps during the transitioning between the two dimming modes.
  • Referring to FIGs. 2 and 3, a block diagram and a waveform graph depicting the dimming control optimization system in accordance with a preferred embodiment of the present invention are shown. This embodiment illustrates the implementations of the system when the comparator 5 is in positive feedback. It can be seen from the diagram and the graph, the lower the compensation voltage (VEA) of the compensation capacitor 8, i.e. the lower the output signal voltage of the error amplifying module 4, the lower the output power of the power supply transitioning module 7. When the compensation voltage (VEA) approaches the peak (VP) of the periodic continuous wave input signal (Vc) on the decoupling capacitor 9, the power supply transitioning module 7 then clamps the control reference signal at a positive peak value (i.e. the peak (VP)) that the compensation voltage (VEA) first comes into contact with the periodic continuous wave input signal (Vc). However, the external input voltage still varies with the dimming reference voltage. When the external input voltage is lower than the peak (VP) of the periodic continuous wave input signal (Vc) and higher than the trough (VV) of the periodic continuous wave input signal (Vc), a digital dimming signal T2 (a PWM-controlled signal) is generated. At this time, the power supply transitioning module 7 synchronizes the periods of the control reference signal and the dimming signal, that is, the output of the power supply transitioning module 7 is a PWM-controlled signal. When the power supply converting module 7 is in the "on" periods, the control signal used is the peak (VP).
  • Therefore, before the compensation voltage (VEA) is in contact with the periodic continuous wave input signal (Vc), a dimming control signal T outputted by the power supply transitioning module 7 is an analog dimming signal T1. At this stage, dimming is controlled in an analog manner.
  • Before the compensation voltage (VEA) is in contact with the periodic continuous wave input signal (Vc), the voltage peak of the dimming control signal T is clamped at the peak (VP) of the periodic continuous wave input signal (Vc).
  • Once the voltage peak of the dimming control signal T is fixed, the period of the dimming control signal T will create a PWM-controlled digital dimming signal T2 due to synchronization of the periods of the control reference signal and the dimming signal by the power supply transitioning module 7. At this stage, dimming is digitally controlled. It can be seen more clearly from FIG. 4, during the transition of the analog dimming signal T1 to the digital dimming signal T2, it is not a direct analog to digital transition, but a progressive transition. Therefore, a dimming control optimization system without flickering during transitioning between analog and digital dimming can be achieved.
  • Referring to FIGs. 4 and 5, a block diagram and a waveform graph depicting the dimming control optimization system in accordance with another preferred embodiment of the present invention are shown. This embodiment illustrates the implementations of the system when the comparator 5 is in negative feedback. It can be seen from the diagram and the graph, the higher the compensation voltage (VEA) of the compensation capacitor 8, i.e. the higher the output signal voltage of the error amplifying module 4, the lower the output power of the power supply transitioning module 7. When the compensation voltage (VEA) approaches the trough (VV) of the periodic continuous wave input signal (Vc) on the decoupling capacitor 9, the power supply transitioning module 7 then clamps the control reference signal at a negative trough value (i.e. the trough (VV)) that the compensation voltage (VEA) first comes into contact with the periodic continuous wave input signal (Vc). However, the external input voltage still varies with the dimming reference voltage. When the external input voltage is higher than the trough (VV) of the periodic continuous wave input signal (Vc) and lower than the peak (VP) of the periodic continuous wave input signal (Vc), a digital dimming signal T2 (a PWM-controlled signal) is generated. At this time, the power supply transitioning module 7 synchronizes the control reference signal and the dimming signal, that is, the output of the power supply transitioning module 7 is a PWM-controlled signal. When the power supply converting module 7 is in the "on" periods, the control signal used is the trough (VV).
  • Therefore, before the compensation voltage (VEA) is in contact with the periodic continuous wave input signal (Vc), a dimming control signal T outputted by the power supply transitioning module 7 is an analog dimming signal T1. At this stage, dimming is controlled in an analog manner.
  • Before the compensation voltage (VEA) is in contact with the periodic continuous wave input signal (Vc), the voltage peak of the dimming control signal T is clamped at the trough (VV) of the periodic continuous wave input signal (Vc).
  • Once the voltage peak of the dimming control signal T is fixed, the period of the dimming control signal T will create a PWM-controlled digital dimming signal T2 due to synchronization of the periods of the control reference signal and the dimming signal by the power supply transitioning module 7. At this stage, dimming is digitally controlled. It can be seen more clearly from FIG. 4, during the transition of the analog dimming signal T1 to the digital dimming signal T2, it is not a direct analog to digital transition, but a progressive transition. Therefore, a dimming control optimization system without flickering during transitioning between analog and digital dimming can be achieved.
  • In conclusion, the dimming control optimization system of the present invention is capable of using the same compensation voltage to control analog dimming for medium and high brightness and enter into fixed-frequency digital dimming for low brightness without producing flickers during the transition (transition gaps). In view of this, the present invention is submitted to be novel and non-obvious and a patent application is hereby filed in accordance with the patent law. It should be noted that the descriptions given above are merely descriptions of preferred embodiments of the present invention, various changes, modifications, variations or equivalents can be made to the invention without departing from the scope or spirit of the invention. It is intended that all such changes, modifications and variations fall within the scope of the following appended claims and their equivalents.

Claims (8)

  1. A dimming control optimization system comprising:
    a light-emitting sampling module (2) for obtaining a brightness signal of an illuminator (1);
    an integrator module (3) electrically connected with the light-emitting sampling module (2) for receiving and integrating the brightness signal to generate a direct-current (DC) sampling signal;
    an error amplifying module (4) electrically connected with the integrator module (3) for receiving the sampling signal and a dimming reference voltage provided externally to generate an output signal;
    a comparator module (5) electrically connected with the error amplifying module (4) for receiving the output signal and a compensation voltage to output a control reference signal;
    a dimming module (6) for receiving a finite-peak periodic continuous wave input signal and the control reference signal to generate a dimming signal; and
    a power supply transitioning module (7) electrically connected with the comparator module (5) and the dimming module (6) for synchronizing the periods of the control reference signal and the dimming signal to output a dimming control signal for adjusting the brightness of the illuminator,
    wherein when the comparator module (5) outputs the control reference signal including the compensation voltage, the control reference signal and the finite-peak periodic continuous wave input signal are inputted into the dimming module (6), which generates the dimming signal to be transmitted to the power supply transitioning module (7), the power supply transitioning module (7) synchronizes the periods of the control reference signal and the dimming signal to allow the dimming control optimization system to control analog dimming of the illuminator (1) for medium and high brightness and to enter into a fixed-frequency digital dimming for low brightness without transition gaps during the transitioning between the two dimming modes.
  2. The dimming control optimization system of claim 1, wherein the comparator module (5) is in positive feedback control, the power supply converting module (7) clamps the control reference signal at a positive peak of the dimming signal.
  3. The dimming control optimization system of claim 2, wherein the positive peak of the dimming signal is a peak voltage of the periodic continuous wave input signal.
  4. The dimming control optimization system of claim 1, wherein the comparator module (5) is in negative feedback control, the power supply converting module (7) clamps the control reference signal at a negative trough of the dimming signal.
  5. The dimming control optimization system of claim 4, wherein the negative trough of the dimming signal is a trough voltage of the periodic continuous wave input signal.
  6. The dimming control optimization system of claim 1, wherein the periodic continuous wave input signal is a saw-tooth wave, a triangular wave or a sine wave with a stable period, and the finite peak is within the voltage range of the compensation voltage.
  7. The dimming control optimization system of claim 1, wherein the error amplifying module (4), the comparator module (5) and the dimming module (6) are mutually and electrically connected with a compensation capacitor for generating the compensation voltage.
  8. The dimming control optimization system of claim 1, wherein the dimming module (6) is connected with a decoupling capacitor, and the voltage on the decoupling capacitor is the finite-peak periodic continuous wave input signal.
EP17191257.9A 2017-09-15 2017-09-15 Dimming control optimization system Active EP3457814B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
EP17191257.9A EP3457814B1 (en) 2017-09-15 2017-09-15 Dimming control optimization system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP17191257.9A EP3457814B1 (en) 2017-09-15 2017-09-15 Dimming control optimization system

Publications (2)

Publication Number Publication Date
EP3457814A1 true EP3457814A1 (en) 2019-03-20
EP3457814B1 EP3457814B1 (en) 2020-07-22

Family

ID=59887103

Family Applications (1)

Application Number Title Priority Date Filing Date
EP17191257.9A Active EP3457814B1 (en) 2017-09-15 2017-09-15 Dimming control optimization system

Country Status (1)

Country Link
EP (1) EP3457814B1 (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111741567A (en) * 2020-07-14 2020-10-02 杭州士兰微电子股份有限公司 LED dimming driving circuit, dimming method and dimming system
CN112074046A (en) * 2020-08-27 2020-12-11 深圳市晟碟半导体有限公司 Counting filter circuit, device and counting method thereof
CN114513875A (en) * 2020-11-16 2022-05-17 台达电子企业管理(上海)有限公司 Dimming circuit and dimming method
CN111200892B (en) * 2020-02-28 2023-08-29 深圳市晟碟半导体有限公司 LED control device, circuit and control method thereof
CN117580212A (en) * 2024-01-15 2024-02-20 杭州罗莱迪思科技股份有限公司 Dimming lamp control method with smooth dark part

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWM359771U (en) 2008-12-30 2009-06-21 Top Victory Invest Ltd Backlight driving device with dual dimming
US20100019697A1 (en) * 2007-03-27 2010-01-28 Roman Korsunsky Pulse-Width Modulation Current Control with Reduced Transient Time
US20130278145A1 (en) * 2008-12-12 2013-10-24 O2Micro Inc. Circuits and methods for driving light sources
TWI501006B (en) 2011-06-03 2015-09-21 Lg Display Co Ltd Backlight unit and method for driving the same
US20160143103A1 (en) * 2014-11-19 2016-05-19 Samsung Display Co., Ltd. Backlight unit
CN106535412A (en) 2016-12-21 2017-03-22 贵州恒芯微电子科技有限公司 Digital-analogue dimming circuit with shared port

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20100019697A1 (en) * 2007-03-27 2010-01-28 Roman Korsunsky Pulse-Width Modulation Current Control with Reduced Transient Time
US20130278145A1 (en) * 2008-12-12 2013-10-24 O2Micro Inc. Circuits and methods for driving light sources
TWM359771U (en) 2008-12-30 2009-06-21 Top Victory Invest Ltd Backlight driving device with dual dimming
TWI501006B (en) 2011-06-03 2015-09-21 Lg Display Co Ltd Backlight unit and method for driving the same
US20160143103A1 (en) * 2014-11-19 2016-05-19 Samsung Display Co., Ltd. Backlight unit
CN106535412A (en) 2016-12-21 2017-03-22 贵州恒芯微电子科技有限公司 Digital-analogue dimming circuit with shared port

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111200892B (en) * 2020-02-28 2023-08-29 深圳市晟碟半导体有限公司 LED control device, circuit and control method thereof
CN111741567A (en) * 2020-07-14 2020-10-02 杭州士兰微电子股份有限公司 LED dimming driving circuit, dimming method and dimming system
CN112074046A (en) * 2020-08-27 2020-12-11 深圳市晟碟半导体有限公司 Counting filter circuit, device and counting method thereof
CN112074046B (en) * 2020-08-27 2022-10-14 深圳市晟碟半导体有限公司 Counting filter circuit, device and counting method thereof
CN114513875A (en) * 2020-11-16 2022-05-17 台达电子企业管理(上海)有限公司 Dimming circuit and dimming method
CN117580212A (en) * 2024-01-15 2024-02-20 杭州罗莱迪思科技股份有限公司 Dimming lamp control method with smooth dark part
CN117580212B (en) * 2024-01-15 2024-04-09 杭州罗莱迪思科技股份有限公司 Dimming lamp control method with smooth dark part

Also Published As

Publication number Publication date
EP3457814B1 (en) 2020-07-22

Similar Documents

Publication Publication Date Title
EP3457814B1 (en) Dimming control optimization system
US8217591B2 (en) Power source sensing dimming circuits and methods of operating same
US8294381B2 (en) PWM dimming circuit for LED
KR101025974B1 (en) Apparatus for supplying power-source with multi-step
US8217584B2 (en) Driving circuit for driving light emitting diodes and dimmer
KR20170007735A (en) Method and system for improving led lifetime and color quality in dimming apparatus
US20150312981A1 (en) Current adjusting device and adjustment method thereof
TW201334621A (en) A novel control scheme to achieve low brightness for dimmable LED driver
KR20100027018A (en) Apparatus for lighting leds
US11452188B2 (en) Current drive circuit and method, and light emitting diode lighting device thereof
JP2007129862A (en) Power supply unit
CN107787089B (en) LED lamp regulation and control system
US7965048B2 (en) Switching converter for lighting with light intensity as feedback and light emitting apparatus using the same
US8829811B2 (en) Compensation method and circuit for line rejection enhancement
CN109618463B (en) LED driving power supply dimming method without electrolytic capacitor
CN109526091B (en) Dimming control system
JP3214350U (en) Dimming control optimization system
TWI621373B (en) Dimming control optimization system
CN102625547B (en) Dimming signal interface circuit
WO2019118270A1 (en) Deep dimming control in led lighting system
US8742672B2 (en) Light source dimming control circuit
CN110461055B (en) Lighting driving circuit and method and lighting system
CN103052237A (en) PWM (Pulse Width Modulation) dimming LED (Light-Emitting Diode) system
JP5528143B2 (en) Light source lighting device, lighting fixture, and dimming lighting system
KR100526240B1 (en) Inverter for cold cathode fluorescent lamp of complexing dimming type

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION HAS BEEN PUBLISHED

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE

17P Request for examination filed

Effective date: 20190920

RBV Designated contracting states (corrected)

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602017020083

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: H05B0033080000

Ipc: H05B0045370000

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: H05B 45/37 20200101AFI20200130BHEP

Ipc: H05B 47/10 20200101ALI20200130BHEP

INTG Intention to grant announced

Effective date: 20200302

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602017020083

Country of ref document: DE

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1294684

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200815

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: FP

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1294684

Country of ref document: AT

Kind code of ref document: T

Effective date: 20200722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201022

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201022

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201023

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201123

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20201122

REG Reference to a national code

Ref country code: DE

Ref legal event code: R097

Ref document number: 602017020083

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20200930

26N No opposition filed

Effective date: 20210423

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200915

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200915

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20200930

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20210915

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20200722

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20210915

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20230920

Year of fee payment: 7

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20230928

Year of fee payment: 7

Ref country code: DE

Payment date: 20230920

Year of fee payment: 7