EP3069350A1 - Circuit and system of using junction diode as program selector for one-time programmable devices - Google Patents
Circuit and system of using junction diode as program selector for one-time programmable devicesInfo
- Publication number
- EP3069350A1 EP3069350A1 EP14901820.2A EP14901820A EP3069350A1 EP 3069350 A1 EP3069350 A1 EP 3069350A1 EP 14901820 A EP14901820 A EP 14901820A EP 3069350 A1 EP3069350 A1 EP 3069350A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- otp
- memory
- programming
- recited
- program
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000000034 method Methods 0.000 claims abstract description 66
- 229910052751 metal Inorganic materials 0.000 claims description 64
- 239000002184 metal Substances 0.000 claims description 64
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 47
- 229920005591 polysilicon Polymers 0.000 claims description 46
- 239000000758 substrate Substances 0.000 claims description 34
- 238000002955 isolation Methods 0.000 claims description 33
- 229910021332 silicide Inorganic materials 0.000 claims description 31
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 30
- 230000008859 change Effects 0.000 claims description 18
- 229910001092 metal group alloy Inorganic materials 0.000 claims description 16
- 239000004065 semiconductor Substances 0.000 claims description 9
- 239000002019 doping agent Substances 0.000 claims description 6
- 239000010408 film Substances 0.000 claims description 5
- 239000012782 phase change material Substances 0.000 claims description 4
- 239000003792 electrolyte Substances 0.000 claims description 3
- 229910044991 metal oxide Inorganic materials 0.000 claims description 3
- 150000004706 metal oxides Chemical class 0.000 claims description 3
- 239000010409 thin film Substances 0.000 claims description 3
- 229910052787 antimony Inorganic materials 0.000 claims description 2
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 claims description 2
- 239000003989 dielectric material Substances 0.000 claims description 2
- 229910052732 germanium Inorganic materials 0.000 claims description 2
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims description 2
- 229910052714 tellurium Inorganic materials 0.000 claims description 2
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 claims description 2
- 230000001066 destructive effect Effects 0.000 claims 2
- 230000008569 process Effects 0.000 abstract description 28
- 239000007943 implant Substances 0.000 description 48
- 238000005516 engineering process Methods 0.000 description 23
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 17
- 229910052710 silicon Inorganic materials 0.000 description 17
- 239000010703 silicon Substances 0.000 description 17
- 229910052698 phosphorus Inorganic materials 0.000 description 14
- 239000000463 material Substances 0.000 description 12
- 229910052757 nitrogen Inorganic materials 0.000 description 12
- 230000015556 catabolic process Effects 0.000 description 7
- 230000000295 complement effect Effects 0.000 description 7
- 238000013461 design Methods 0.000 description 7
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 7
- 230000002441 reversible effect Effects 0.000 description 6
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 5
- 239000004020 conductor Substances 0.000 description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 4
- 229910052681 coesite Inorganic materials 0.000 description 4
- 229910052906 cristobalite Inorganic materials 0.000 description 4
- 239000012212 insulator Substances 0.000 description 4
- 229910052682 stishovite Inorganic materials 0.000 description 4
- 229910052905 tridymite Inorganic materials 0.000 description 4
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 3
- 230000004888 barrier function Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 239000000377 silicon dioxide Substances 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- -1 Cu2S Inorganic materials 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- 230000006399 behavior Effects 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000017525 heat dissipation Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 150000002739 metals Chemical class 0.000 description 2
- 238000013508 migration Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 239000011669 selenium Substances 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 229910005866 GeSe Inorganic materials 0.000 description 1
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 1
- 229910003087 TiOx Inorganic materials 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 239000006227 byproduct Substances 0.000 description 1
- 239000005387 chalcogenide glass Substances 0.000 description 1
- 150000004770 chalcogenides Chemical class 0.000 description 1
- 238000012512 characterization method Methods 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 238000004070 electrodeposition Methods 0.000 description 1
- 238000004880 explosion Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical group [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- PWPJGUXAGUPAHP-UHFFFAOYSA-N lufenuron Chemical compound C1=C(Cl)C(OC(F)(F)C(C(F)(F)F)F)=CC(Cl)=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F PWPJGUXAGUPAHP-UHFFFAOYSA-N 0.000 description 1
- 229910021645 metal ion Inorganic materials 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000000704 physical effect Effects 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 229910052711 selenium Inorganic materials 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- HLLICFJUWSZHRJ-UHFFFAOYSA-N tioxidazole Chemical compound CCCOC1=CC=C2N=C(NC(=O)OC)SC2=C1 HLLICFJUWSZHRJ-UHFFFAOYSA-N 0.000 description 1
- 229910052723 transition metal Inorganic materials 0.000 description 1
- 229910000314 transition metal oxide Inorganic materials 0.000 description 1
- 150000003624 transition metals Chemical class 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/003—Cell access
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/20—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having two electrodes, e.g. diodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
- G11C2213/70—Resistive array aspects
- G11C2213/72—Array wherein the access device being a diode
Definitions
- the present invention relates to programmable memory devices, such as programmable resistive devices for use in memory arrays.
- a programmable resistive device is generally referred to a device's resistance states that may change after means of programming. Resistance states can also be determined by resistance values.
- a resistive device can be a One-Time Programmable (OTP) device, such as electrical fuse, and the programming means can apply a high voltage to induce a high current to flow through the OTP element.
- OTP One-Time Programmable
- the OTP element can be programmed, or burned into a high or low resistance state (depending on either fuse or anti-fuse).
- An electrical fuse is a common OTP which is a programmable resistive device that can be constructed from a segment of interconnect, such as polysilicon, silicided polysilicon, silicide, metal, metal alloy, or some combination thereof.
- the metal can be aluminum, copper, or other transition metals.
- One of the most commonly used electrical fuses is a CMOS gate, fabricated in silicided polysilicon, used as interconnect.
- the electrical fuse can also be one or more contacts or vias instead of a segment of interconnect. A high current may blow the contact(s) or via(s) into a very high
- the electrical fuse can be an anti-fuse, where a high voltage makes the resistance lower, instead of higher.
- the anti-fuse can consist of one or more contacts or vias with an insulator in between.
- the anti-fuse can also be a CMOS gate coupled to a CMOS body with a thin gate oxide as insulator.
- the programmable resistive device can be a reversible resistive device that can be programmed into a digital logic value "0" or "1 " repetitively and reversibly.
- the programmable resistive device can be fabricated from phase change material, such as Germanium(Ge), Antimony(Sb), and Tellurium(Te) with composition Ge 2 Sb 2 Te 5 (GST- 225) or GeSbTe-like materials including compositions of Indium (In), Tin (Sn), or Selenium (Se).
- phase change material can include a chalcogenide material such as AglnSbTe.
- the phase change material can be programmed into a high resistance amorphous state or a low resistance crystalline state by applying a short and high voltage pulse or a long and low voltage pulse, respectively.
- Resistive RAM which is a normally insulating dielectric, but can be made conducting through filament, defects, metal migration, etc.
- the dielectric can be binary transition metal oxides such as NiO or Ti02, perovskite materials such as Sr(Zr)Ti03 or PCMO, organic charge transfer complexes such as CuTCNQ, or organic donor- acceptor systems such as Al AIDCN.
- RRAM can have cells fabricated from metal oxides between electrodes, such as Pt/NiO/Pt, TiN/TiOx/Hf02/TiN,
- the resistance states can be changed reversibly and determined by polarity, magnitude, duration, voltage/current-limit, or the
- CBRAM Conductive Bridge RAM
- the electrodes can be an oxidizable anode and an inert cathode and the electrolyte can be Ag- or Cu-doped chalcogenide glass such as GeSe, Cu2S, or GeS, etc.
- the resistance states can be changed reversibly and determined by polarity, magnitude, duration, voltage/current-limit, or combinations thereof to generate or annihilate conductive bridges.
- the programmable resistive device can also be an MRAM (Magnetic RAM) with cells fabricated from magnetic multi-layer stacks that construct a Magnetic Tunnel Junction (MTJ).
- MRAM Magnetic RAM
- MTJ Magnetic Tunnel Junction
- STT- MRAM Spin Transfer Torque MRAM
- a conventional programmable resistive memory cell 1 0 is shown in Fig. 1 .
- the cell 10 consists of a resistive element 1 1 and an NMOS program selector 12.
- the resistive element 1 1 is coupled to the drain of the NMOS 12 at one end, and to a high voltage V+ at the other end.
- the gate of the NMOS 12 is coupled to a select signal (Sel), and the source is coupled to a low voltage V-.
- the resistive cell 10 can be programmed by raising the select signal (Sel) to turn on the NMOS 12.
- Fig. 2 shows another programmable resistive device cell 20' using a programmable resistive element 21 ' coupled to a diode 22'. The cathode of the diode 22' can be switched to low to turn on the diode 22' for programming.
- Figs. 3 and 4 show several embodiments of an electrical fuse element 80 and 84, respectively, fabricated from an interconnect.
- the resistive element has three parts: anode, cathode, and body.
- the anode and cathode provide contacts for the resistive element so that a current can flow from the anode to cathode through the body.
- the body width determines the current density and hence the electro-migration threshold for a program current.
- Fig. 3 shows a conventional electrical fuse element 80 with an anode 81 , a cathode 82, and a body 83. This embodiment has a large symmetrical anode and cathode.
- Fig. 4 shows another conventional electrical fuse element 84 with an anode 85, a cathode 86, and a body 87.
- the fuse elements 80, 84 in Figs. 3 and 4 are relatively large structures which makes them unsuitable for some applications.
- Embodiments of programmable resistive device cells using junction diodes as program selectors are disclosed.
- the programmable resistive devices can be fabricated using standard CMOS logic processes to reduce cell size and cost.
- a programmable resistive device and memory can use P+/N well diodes as program selectors, where the P and N terminals of the diode are P+ and N+ active regions residing in an N well. The same P+ and N+ active regions are used to create sources or drains of PMOS and NMOS devices, respectively.
- the same N well can be used to house PMOS in standard CMOS logic processes.
- P+/N well diodes in standard CMOS processes a small cell size can be achieved, without incurring any special processing or masks.
- the junction diode can be constructed in N well or P well in bulk CMOS or can be constructed on isolated active regions in Silicon-On-lnsulator (SOI) CMOS, FinFET bulk, FinFET SOI, or similar technologies.
- SOI Silicon-On-lnsulator
- junction diodes can be fabricated with standard CMOS logic processes and can be used as program selectors for One-Time Programmable (OTP) devices.
- OTP devices can include electrical fuse are programmable elements. Examples of electrical fuses include interconnect fuse, contact/via fuse, contact/via anti-fuse, gate-oxide breakdown anti-fuse, etc.
- the programmable resistive element can be built with heat sink or heat generator to dissipate heat or to generate heat to assist with programming of the programmable resistive element. If the programmable resistive element is an electrical fuse, the fuse element can be built with an extended area to assist with programming of the programmable resistive element.
- the OTP device can have at least one OTP element coupled to at least one diode in a memory cell.
- the diode can be constructed by P+ and N+ active regions in a CMOS N well, or on an isolated active region as the P and N terminals of the diode.
- the OTP element can be polysilicon, silicided polysilicon, silicide, polymetal, metal, metal alloy, local interconnect, thermally isolated active region, CMOS gate, or combination thereof.
- the invention can be implemented in numerous ways, including as a method, system, device, or apparatus (including graphical user interface and computer readable medium). Several embodiments of the invention are discussed below.
- one embodiment can, for example, include at least a plurality of PRD cells, at least one of the PRD cells including at least a PRD element coupled to a first supply voltage line; and a program selector coupled to the PRD element and to a second supply voltage line.
- At least a portion of the PRD element can be built with at least one of a heat sink, a heat generator, or an extended area to assistant programming.
- a heat sink can be any conductor built in or near to the PRD element to provide an enhanced ability to dissipate heat.
- a heat generator can be any high resistance material in the current path to generate heat so that the temperature in the PRD element can be higher.
- a heat generator can consist of one or a plurality of interconnect as jumper, and/or one or a plurality of contact or via.
- An extended area is an area in the PRD element that has reduced or no current flowing therethrough.
- the PRD element can be configured to be programmable by applying voltages to the first and the second supply voltage lines to thereby change its logic state.
- one embodiment can, for example, include at least a processor; and a programmable resistive device (PRD) memory operatively
- the PRD memory can include a plurality of PRD cells. At least one of the PRD cells can include a PRD element operatively coupled to a first supply voltage line, and a program selector coupled to the PRD element and a second supply voltage line.
- the PRD element can be operatively coupled through at least one of a heat sink, a heat generator, or an extended area to assist programming.
- a heat sink can be any conductor built in or near to the PRD element to provide an enhanced ability to dissipate heat.
- a heat generator can be any high resistance material in the current path to generate heat so that the temperature in the PRD element can be higher.
- a heat generator can consist of one or a plurality of interconnect as jumper, and/or one or a plurality of contact or via.
- An extended area is an area in the PRD element that has reduced or no current flowing therethrough.
- the PRD element can be configured to be programmable by applying voltages to the first and the second supply voltage lines to thereby change its logic state.
- one embodiment can, for example, include at least: providing a plurality of PRD cells, at least one of the PRD cells includes at least (i) a PRD element coupled to a first supply voltage line; (ii) a program selector coupled to the PRD element and to a second supply voltage line; and (iii) the PRD element operatively coupled to at least one of a heat sink, a heat generator, or an extended area to assist programming.
- a heat sink can be any conductor built in or near to the PRD element to provide an enhanced ability to dissipate heat.
- a heat generator can be any high resistance material in the current path to generate heat so that the temperature in the PRD element can be higher.
- a heat generator can consist of one or a plurality of interconnect as jumper, and/or one or a plurality of contact or via.
- An extended area is an area in the PRD element that has reduced or no current flowing through.
- the PRD element can be configured to be programmable by applying voltages to the first and the second supply voltage lines to thereby change its logic state.
- one embodiment can, for example, include at least a plurality of OTP cells.
- At least one of the OTP cells can include at least: an OTP element including at least an electrical fuse coupled to a first supply voltage line; and a program selector coupled to the OTP element and to a second supply voltage line.
- At least a portion of the electrical fuse can have at least one extended area that has reduced or substantially no current flowing therethrough.
- the OTP element can be configured to be programmable by applying voltages to the first and second supply voltage lines and by turning on the program selector to thereby change the OTP element into a different logic state.
- one embodiment can, for example, include at least: a processor, and a One-Time Programmable (OTP) memory operatively connected to the processor.
- the OTP memory includes a plurality of OTP cells, and at least one of the OTP cells includes at least: an OTP element including at least one electrical fuse operatively coupled to a first supply voltage line, and a program selector coupled to the OTP element and to a second supply voltage line. At least a portion of the electrical fuse can have at least one extended area that has reduced current or substantially no current flowing therethrough.
- the OTP element can be configured to be programmable by applying voltages to the first and second supply voltage lines by turning on the program selector and thereby change the OTP element into a different logic state.
- one embodiment can, for example, include at least: providing a plurality of OTP cells, at least one of the OTP cells includes at least (i) an OTP element including at least one electrical fuse coupled to a first supply voltage line, (ii) a program selector coupled to the OTP element and to a second supply voltage line, and (iii) at least one portion of the electrical fuse having an extended area that has reduced current or substantially no current flow therethrough; and one-time programming a logic state into the at least one of the OTP cells by applying voltage to the first and the second voltage lines and by turning on the program selector.
- one embodiment can, for example, include at least a plurality of PRD cells. At least one of the plurality of PRD cells can including at least: at least one programmable resistive element (PRE) coupled to a first supply voltage line, and at least one Metal-Oxide-Semiconductor (MOS) device having a source coupled to the PRE, a bulk coupled to a drain, the drain coupled to a second supply voltage line, and a gate coupled to a third supply voltage line.
- the PRE can be configured to be programmable by applying voltages to the first, second, and/or third supply voltage lines to turn on the source junction diode or a channel of the MOS to thereby change the PRE into a different logic state.
- one embodiment can, for example, include at least: a processor, and a programmable resistive device memory operatively connected to the processor.
- the programmable resistive device memory can include a plurality of programmable resistive device (PRD) cells. At least one of the PRD cells can include at least: a programmable resistive element (PRE) coupled to a first supply voltage line, and at least one Metal-Oxide-Semiconductor (MOS) device having a source coupled to the PRE, a bulk coupled to a drain, the drain coupled to a second supply voltage line, and a gate coupled to a third supply voltage line.
- PRE programmable resistive element
- MOS Metal-Oxide-Semiconductor
- the PRE can be configured to be programmable by applying voltages to the first, second, and/or third supply voltage lines to turn on the source junction diode or a channel of the MOS to thereby change the PRE into a different logic state.
- the PRE can be configured to be readable by applying voltages to the first, second, and/or third supply voltage lines to turn on the source junction diode or the channel of the MOS to thereby read the PRE resistance into a logic state.
- one embodiment can, for example, include at least: providing a plurality of programmable resistive device cells, at least one of the programmable resistive device cells includes at least (i) a programmable resistive element coupled to a first supply voltage line; and (ii) at least one Metal-Oxide-Semiconductor (MOS) device as a selector having a source coupled to the programmable resistive element, a bulk coupled to a drain, the drain coupled to a second supply voltage line, and a gate coupled to a third supply voltage line; programming a logic state into at least one of the programmable resistive device cells by applying voltages to the first, the second, and/or the third supply voltage lines to turn on the source junction diode or the channel of the MOS; and sensing a current flowing in one of the at least one programmable resistive device cells by applying voltages to the first, second and/or the third supply voltage lines to turn on the source junction
- Fig. 1 shows a conventional programmable resistive memory cell.
- Fig. 2 shows another programmable resistive device cell using diode as program selector.
- Figs. 3 and 4 show several embodiments of an electrical fuse element, respectively, fabricated from an interconnect.
- Fig. 5(a) shows a block diagram of a memory cell using a junction diode according to one embodiment.
- Fig. 5(a1 ) shows l-V characteristics of programming an electrical fuse reliably according to one embodiment.
- Fig. 5(b) shows a cross section of junction diodes as program selector with STI isolation according to one embodiment.
- Fig. 5(c) shows a cross section of junction diodes as program selector with dummy CMOS gate isolation according to one embodiment.
- Fig. 5(d) shows a cross section of junction diodes as program selector with SBL isolation according to one embodiment.
- Fig. 6(a) shows a cross section of junction diodes as program selector with dummy CMOS gate isolation in SOI technologies according to one embodiment.
- Fig. 6(a1 ) shows a top view of junction diodes as program selector with dummy CMOS gate isolation in SOI or similar technologies according to one
- Fig. 6(a2) shows a top view of a programmable resistive cell having a resistive element and a diode as program selector in one piece of an isolated active region with dummy gate isolation in the two terminals of the diode, according to one embodiment.
- Fig. 6(a3) shows a top view of a Schottky diode with STI isolation as a program selector according to one embodiment.
- Fig. 6(a4) shows a top view of a Schottky diode with CMOS gate isolation as a program selector according to one embodiment.
- Fig. 6(a5) shows a top view of a Schottky diode with Silicide Block Layer (SBL) isolation as a program selector according to one embodiment.
- SBL Silicide Block Layer
- Fig. 6(b) shows a 3D view of junction diodes as program selector with dummy CMOS gate isolation in FINFET technologies according to one embodiment.
- Fig. 6(c1 ) shows a schematic of a programmable resistive cell with a PMOS configured as diode or MOS during program or read according to one embodiment.
- Fig. 6(c2) shows a cross section of a programmable resistive cell with a PMOS configured as diode or MOS during program or read, corresponding to the programmable resistive cell in Fig. 6(d ), according to one embodiment.
- Fig. 6(c3) shows operation conditions of a programmable resistive cell with a PMOS configured as diode for program and read selector, corresponding to the programmable resistive cell in Fig. 6(d ), according to one embodiment.
- Fig. 6(c4) shows operation conditions of a programmable resistive cell with a PMOS configured MOS for program and read selector, corresponding to the
- Fig. 6(d1 ) shows a programmable resistive cell using a dummy gate of a program selector as a PRD element in a thermally insolated substrate, according to one embodiment.
- Fig. 6(d2) shows a programmable resistive cell using a MOS gate of a program selector as a PRD element in a thermally insolated substrate, according to another embodiment.
- Fig. 7(a1 ) shows an electrical fuse element using a thermally conductive but electrically insulated area near the anode as a heat sink according to another embodiment.
- Fig. 7(a2) shows an electrical fuse element using a thinner oxide underneath the body and near the anode as a heat sink according to another embodiment.
- Fig. 7(a3a) shows an electrical fuse element using thin oxide areas underneath the anode as heat sinks according to yet another embodiment.
- Fig. 7(a3b) shows an electrical fuse element using a thin oxide area near to the anode as a heat sink according to yet another embodiment.
- Fig. 7(a3c) shows an electrical fuse element using an extended anode as a heat sink according to yet another embodiment..
- Fig. 7(a3d) shows an electrical fuse element using a high resistance area as a heat generator according to one embodiment.
- Fig. 7(a3e) shows an electrical fuse element with an extended area in the cathode according to one embodiment.
- Fig. 7(a3f) shows an electrical fuse element with an extended area in the cathode and a borderless contact in the anode according to one embodiment.
- Fig. 7(a3g) shows an electrical fuse element with an extended area in the cathode and a shared contact in the anode according to one embodiment.
- Fig. 7(a4) shows an electrical fuse element with at least one notch according to another embodiment.
- Fig. 7(a5) shows an electrical fuse element with part NMOS metal gate and part PMOS metal gate according to another embodiment.
- Fig. 7(b) shows a top view of an abutted contact coupled between a resistive element, P terminal of a junction diode, and metal in a single contact, according to one embodiment.
- Fig. 7(c) shows a top view of a programmable resistive cell coupled to a junction diode with dummy CMOS gate isolation between P+/N+ active regions, according to one embodiment.
- FIG. 8 shows a processor system according to one embodiment.
- Embodiments disclosed herein use a P+/N well junction diode as program selector for a programmable resistive device.
- the diode can comprise P+ and N+ active regions on an N well. Since the P+ and N+ active regions and N well are readily available in standard CMOS logic processes, these devices can be formed in an efficient and cost effective manner. For standard Silicon-On-lnsulator (SOI), FinFET, or similar technologies, isolated active regions can be used to construct diodes as program selectors or as programmable resistive elements.
- SOI Silicon-On-lnsulator
- FinFET FinFET
- isolated active regions can be used to construct diodes as program selectors or as programmable resistive elements.
- the programmable resistive device can also be included within an electronic system.
- junction diodes can be fabricated with standard CMOS logic processes and can be used as program selectors for One-Time
- the OTP devices can include electrical fuse are programmable elements. Examples of electrical fuses include interconnect fuse, contact/via fuse, contact/via anti-fuse, gate-oxide breakdown anti-fuse, etc.
- At least one heat sink, heat generator, or extended area can be built in a programmable resistive device (PRD) to assist programming.
- a heat sink can include at least one conductor built in or near to a PRD element to dissipate heat fast.
- a heat generator can include at least one high resistance material in the current path to generate more heat.
- An interconnect, a conductive jumper, a single or a plurality of contact or via can be used as a heat generator.
- An extended area is an area in the PRD element where there is reduced or no current flow through.
- a metal fuse is used as an electrical fuse, at least one contact and/or a plurality of vias can be built (possibly with use of one or more jumpers) in the program path to generate more Joule heat to assist with programming.
- the jumpers are conductive and can be formed of metal, metal gate, local interconnect, polymetal, etc.
- the OTP device can have at least one OTP element coupled to at least one diode in a memory cell.
- the diode can be constructed by P+ and N+ active regions in a CMOS N well, or on an isolated active region as the P and N terminals of the diode.
- the OTP element can be polysilicon, silicided polysilicon, silicide, polymetal, metal, metal alloy, local interconnect, thermally isolated active region, CMOS gate, or combination thereof.
- Fig. 5(a) shows a block diagram of a memory cell 30 using at least a junction diode according to one embodiment.
- the memory cell 30 includes a resistive element 30a and a junction diode 30b.
- the resistive element 30a can be coupled between an anode of the junction diode 30b and a high voltage V+.
- a cathode of the junction diode 30b can be coupled to a low voltage V-.
- the memory cell 30 can be a fuse cell with the resistive element 30a operating as an electrical fuse.
- the junction diode 30b can serve as a program selector.
- the junction diode can be constructed from a P+/N well in standard CMOS processes using a P type substrate or on an isolated active region in an SOI or FinFET technologies.
- the P+ and N+ active regions serve as the anode and cathode of the diode are the sources or drains of CMOS devices.
- the N well is a CMOS well to house PMOS devices.
- the junction diode can be constructed from N+/P well in triple-well or CMOS processes using an N type substrate.
- the coupling of the resistive element 30a and the junction diode 30b between the supply voltages V+ and V- can be interchanged.
- the resistive element 30a can be programmed into high or low resistance states, depending on voltage and duration, thereby programming the memory cell 30 to store a data value (e.g., bit of data).
- the P+ and N+ active regions of the diode can be isolated by using a dummy CMOS gate, Shallow Trench Isolation (STI) or Local Oxidation (LOCOS), or Silicide Block Layer (SBL).
- STI Shallow Trench Isolation
- LOCOS Local Oxidation
- SBL Silicide Block Layer
- Fig. 5(a1 ) shows an l-V characteristic of programming an electrical fuse according to one embodiment of the present invention.
- the l-V characteristic shows a voltage applied to the electrical fuse in the X-axis and the responding current is shown in the Y-axis.
- the slope of the curve is the inversion of the initial resistance.
- the resistance is increased due to Joule heat so that the curve bends toward X-axis if the temperature coefficient is positive.
- the resistance of the electrical fuse changes drastically (or can even become negative) due to rupture, decomposition, melt, or thermal run away.
- the conventional way of programming an electrical fuse is by applying a current higher than lcrit such that the programming behavior is like an explosion and the resultant
- a programming current is below lcrit
- the programming mechanism is solely based on electromigration such that the programming behavior is very controllable and deterministic.
- An electrical fuse can be programmed by applying multiple voltage or current pulses with progressive resistance changes until a satisfactory high resistance can be reached and sensed.
- the post- program yield is 100% practically so that the total yield can be determined by preprogram yield which depends on the pre-program fabrication defects. As a result, programming an electrical fuse can be very reliable.
- the l-V characteristics in Fig. 5(a1 ) is also applicable for an OTP cell that includes OTP element and a selector. Further, the program status, whether an electrical fuse is programmed or not, is not clearly visible by optical microscope or scanning electronic microscope (SEM).
- a method of programming a fuse reliably can include the following steps: (a) starting with a low program voltage initially to program a portion of an OTP memory and incrementing the program voltage until all OTP cells can be programmed and read verified, marked this voltage as a low bound of the program voltage, (b) continuously incrementing the program voltage to program the same portion of OTP cells until at least one OTP cell, whether programmed or not, is read verified failure, marked this voltage as a high bound of the program voltage. Furthermore, the program time can be adjusted to characterize the program window by repeating the above steps (a) and (b) accordingly until a low bound, high bound, or program window (voltage range between high and low bound) meets a target value. The window of programming an electrical fuse reliably is marked in Fig. 5(a1 ). After characterizing the program window, the other OTP cells can be programmed with a voltage between the low and high bounds in one pulse only.
- a method of measuring the cell current can include the following steps: (a) applying a voltage to a program pad VDDP in the program mode, low enough that can not program the OTP cells, (b) preventing the VDDP from supply current to the OTP macro other than the OTP memory array, (c) turning on the selector of the OTP cell to be measured, (d) measuring the current flowing through the VDDP pad as the cell current of the selected OTP cell.
- This method is applicable to those OTP cells that have been programmed or not.
- This method can also be used as a criteria to determine whether an OTP cell is verified as being in an un-programmed state or a programmed state by using a maximum cell current for programmed and a minimum cell current for un-programmed, respectively, to determine the low and high bounds of a program voltage during characterization.
- FIG. 5(b) shows a cross section of a diode 32 using a P+/N well diode as program selector with Shallow Trench Isolation (STI) isolation in a programmable resistive device.
- STI Shallow Trench Isolation
- a resistive element (not shown in Fig. 5(b)), such as electrical fuse, can be coupled to the P+ region 33 at one end and to a high voltage supply V+ at the other end. To program this programmable resistive device, a high voltage is applied to V+, and a low voltage or ground is applied to the N+ region 37. As a result, a high current flows through the fuse element and the diode 32 to program the resistive device accordingly.
- Fig. 5(c) shows a cross section of another embodiment of a junction diode 32' as program selector with dummy CMOS gate isolation.
- Shallow Trench Isolation (STI) 36' provides isolation among active regions.
- An active region 31 ' is defined between STI 36', where the N+ and P+ active regions 37' and 33' are further defined by a combination of a dummy CMOS gate 39', P+ implant layer 38', and N+ implant (the complement of the P+ implant 38'), respectively, to constitute the N and P terminals of the diode 32'.
- the dummy CMOS gate 39' is a CMOS gate fabricated in standard CMOS process.
- the width of dummy gate 39' can be close to the minimum figure width of a CMOS gate and can also be less than twice the minimum figure width.
- the dummy MOS gate can also be created with a thicker gate oxide.
- the diode 32' is fabricated as a PMOS-like device with 37', 39', 33', and 34' as source, gate, drain, and N well, except that the source 37' is covered by an N+ implant, rather than a P+ implant 38'.
- the dummy MOS gate 39' preferably biased at a fixed voltage or coupled to the N+ active region 37', only serves for isolation between P+ active region 33' and N+ active region 37' during fabrication.
- the N+ active 37' is coupled to an N well 34', which houses PMOS in standard CMOS logic processes.
- P substrate 35' is a P type silicon substrate.
- a resistive element (not shown in Fig. 5(c)), such as electrical fuse, can be coupled to the P+ region 33' at one end and to a high voltage supply V+ at the other end.
- a high voltage is applied to V+, and a low voltage or ground is applied to the N+ active region 37'.
- a high current flows through the fuse element and the diode 32' to program the resistive device accordingly.
- This embodiment is desirable for isolation for small size and low resistance.
- Fig. 5(d) shows a cross section of another embodiment of a junction diode 32" as program selector with Silicide Block Layer (SBL) isolation.
- Fig. 5(d) is similar to 5(c), except that the dummy CMOS gate 39" in Fig. 5(c) is replaced by SBL 39" in Fig. 5(d) to block a silicide grown on the top of active region 31 ". Without a dummy MOS gate or a SBL, the N+ and P+ active regions would be undesirably electrically shorted by a silicide on the surface of the active region 31 ".
- Fig. 6(a) shows a cross section of another embodiment of a junction diode 32" as a program selector in Silicon-On-lnsulator (SOI), FinFET, or similar technologies.
- the substrate 35" is an insulator such as SiO 2 or similar material with a thin layer of silicon grown on top. All NMOS and PMOS are in active regions isolated by SiO 2 or similar material to each other and to the substrate 35".
- An active region 31 " is divided into N+ active regions 37", P+ active region 33", and bodies 34" by a combination of a dummy CMOS gate 39", P+ implant 38", and N+ implant (the complement of P+ implant 38").
- the N+ active regions 37" and P+ active region 33" constitute the N and P terminals of the junction diode 32".
- the N+ active regions 37" and P+ active region 33" can be the same as sources or drains of NMOS and PMOS devices, respectively, in standard CMOS processes.
- the dummy CMOS gate 39" can be the same CMOS gate fabricated in standard CMOS processes.
- the dummy MOS gate 39" which can be biased at a fixed voltage or coupled to the N+ region 37", only serves for isolation between P+ active region 33" and N+ active region 37" during fabrication.
- the width of the dummy MOS gate 39" can vary but can, in one embodiment, be close to the minimum gate width of a CMOS gate and can also be less than twice the minimum width.
- the dummy MOS gate can also be created with a thicker gate oxide to sustain higher voltage.
- the N+ active regions 37" can be coupled to a low voltage supply V-.
- a resistive element (not shown in Fig. 6(a)), such as an electrical fuse, can be coupled to the P+ active region 33" at one end and to a high voltage supply V+ at the other end.
- CMOS bulk technologies such as dummy MOS gate, or SBL in one to four (1 -4) or any sides or between cells, can be readily applied to CMOS SOI technologies accordingly.
- Fig. 6(a1 ) shows a top view of one embodiment of a junction diode 832, corresponding to the cross section as shown in Fig. 6(a), constructed from an isolated active region as a program selector in Silicon-On-lnsulator (SOI), FinFET, or similar technologies.
- One active region 831 is divided into N+ active regions 837, P+ active region 833, and bodies underneath dummy gate 839 by a combination of a dummy CMOS gate 839, P+ implant 838, and N+ implant (the complement of P+ implant 838).
- FIG. 6(a2) shows a top view of one embodiment of a fuse cell 932 constructed from a fuse element 931 -2, a diode 931 -1 as program selector in one piece of an isolated active region, and a contact area 931 -3.
- These elements/regions (931 -1 , 931 -2, and 931 -3) are all isolated active regions built on the same structure to serve as a diode, fuse element, and contact area of a fuse cell 932.
- the isolated active region 931 -1 is divided by a CMOS dummy gate 939 into regions 933 and 937 that are further covered by P+ implant 938 and N+ implant (the complement of the P+ implant 938) to serve as P and N terminals of the diode 931 -1 .
- the P+ 933 is coupled to a fuse element 931 -2, which is further coupled to the contact area 931 -3.
- the contact area 931 -3 and the contact area for cathode of the diode 931 -1 can be coupled to V+ and V- supply voltage lines, respectively, through a single or plural of contacts.
- the fuse element 931 -2 can be all N or all P. In another implementation, the fuse element 931 -2 can be half P and half N so that the fuse element can behave like a reverse-biased diode during read, when the silicide on top is depleted after program. If there is no silicide available, the fuse element 931 -2, which is an OTP element, can be constructed as N/P or P/N diodes for breakdown in the forward or reverse biased condition. In this embodiment, the OTP element can be coupled directly to a diode as program selector without any contacts in between. Thus, the cell area can be small and its cost can be relatively low.
- the diode as a program selector can be made of Schottky diode in standard CMOS processes as shown in Figs 6(a3)-6(a5).
- the Schottky diode is a metal to semiconductor diode, instead of a junction diode that is fabricated from the same semiconductor material but with N+ and P+ dopants in two terminals.
- the top view of a Schottky diode as a program selector can be very similar to that of a junction diode, except the anode of the diode is a metal to a lightly doped N or P type dopant, which is different from a heavily P+ doped in a junction diode.
- the anode of the Schottky diode can be made of any kinds of metals, such as aluminum or copper, metal alloys, or silicides in other embodiments.
- the Schottky diode can be a metal to N+ active on N well or P+ active on P well.
- the Schottky diode can be fabricated in bulk or SOI CMOS, planar or FinFET CMOS in other embodiments. There are many variations but equivalent embodiments of fabricating Schottky diodes that are still within the scope of this invention for those skilled in the art.
- Fig. 6(a3) shows a top view of a Schottky diode 530 according to one embodiment.
- the Schottky diode 530 can be formed inside an N well (not shown) has active regions 531 as the cathode and an active region 532 as the anode.
- the active regions 531 are covered by N+ implant 533 with a contact 535 coupled to an external connection.
- the active region 532 is not covered by N+ or P+ implant so that the doping concentration of the active region 532 is substantially the same as the doping concentration of the N well.
- a silicide layer can be formed on top of the active region 532 to form a Schottky barrier with the silicon, which is further coupled to a metal 538 through an anode contact 536.
- a P+ implant 534 can overlap into the active region 532 to reduce leakage. In other embodiment, the P+ implant 534 can be omitted.
- Fig. 6(a4) shows a top view of a Schottky diode 530' according to one embodiment.
- the Schottky diode 530' can be formed inside an N well (not shown) has an active region 531 to house the anode and cathode of the diode.
- the active region 531 ' is divided by dummy gates 539' into a central anode and two outside cathode areas.
- the cathode areas are covered by an N+ implant 533' with a contact 535' coupled to external connection.
- the central anode is not covered by N+ or P+ implant so that the doping concentration of the active region 532 is substantially the same as the doping concentration of the N well.
- a silicide layer can be formed on top of the central anode region to form a Schottky barrier with the silicon, which is further coupled to a metal 538' through an anode contact 536'.
- a P+ implant 534' can overlap into the central active region to reduce leakage. The boundary of N+ 533' and P+ 534' can fall on the cathode areas in other embodiment. The P+ implant 534' can be omitted in another embodiment.
- Fig. 6(a5) shows a top view of a Schottky diode 530" according to one embodiment.
- the Schottky diode 530" can be formed inside an N well (not shown) has an active region 531 " to house the anode and cathode of the diode.
- the active region 531 " is divided by Silicide Block Layers (SBL) 539" into a central anode and two outside cathode areas.
- the cathode areas are covered by an N+ implant 533" with a contact 535" coupled to external connection.
- the central anode 532" is not covered by N+ or P+ implant so that the doping concentration of the active region 532" is substantially the same as the doping concentration of the N well.
- a silicide layer can be formed on top of the central anode region to form a Schottky barrier with the silicon, which is further coupled to a metal 538" through an anode contact 536".
- a P+ implant region 534" can overlap into the anode region to reduce leakage. In other embodiment, the P+ implant 534" can be omitted.
- FIG. 6(b) shows a cross section of another embodiment of a diode 45 as a program selector in FinFET technologies.
- FinFET refers to a fin-based, multigate transistor. FinFET technologies are similar to the conventional CMOS except that thin and tall silicon islands can be raised above the silicon substrate to serve as the bulks of CMOS devices. The bulks are divided into source, drain, and channel regions by polysilicon or non-aluminum metal gates like in the conventional CMOS. The primary difference is that the MOS devices are raised above the substrate so that channel widths are the height of the islands, though the direction of current flow is still in parallel to the surface. In an example of FinFET technology shown in Fig.
- the silicon substrate 35 is an epitaxial layer built on top of an insulator like SOI or other high resistivity silicon substrate.
- the silicon substrate 35 can then be etched into several tall rectangular islands 31 -1 , 31 -2, and 31 -3. With proper gate oxide grown, the islands 31 - 1 , 31 -2, and 31 -3 can be patterned with MOS gates 39-1 , 39-2, and 39-3, respectively, to cover both sides of raised islands 31 -1 , 31 -2, and 31 -3 and to define source and drain regions.
- the source and drain regions formed at the islands 31 -1 , 31 -2, and 31 -3 are then filled with silicon/SiGe called extended source/drain regions, such as 40-1 and 40-2, so that the combined source or drain areas can be large enough to allow contacts.
- the extended source/drain can be fabricated from polysilicon, polycrystalline Si/SiGe, lateral epitaxial growth silicon/SiGe, or Selective Epixatial Growth (SEG) of Silicon/SiGe, etc.
- SEG Selective Epixatial Growth
- the extended source/drain regions 40-1 and 40-2, or other types of isolated active regions, can be grown or deposited to the sidewall or the end of the fins.
- active regions 33-1 ,2,3 and 37-1 ,2,3 are covered by a P+ implant 38 and N+ implant (the complement of P+ implant 38), respectively, rather than all covered by P+ implant 38 as PMOS in the conventional FinFET, to constitute the P and N terminals of the junction diode 45.
- the N+ active regions 37-1 ,2,3 can be coupled to a low voltage supply V-.
- a resistive element (not shown in Fig.
- CMOS bulk technologies such as STI, dummy MOS gate or SBL, can be readily applied to FinFET technologies accordingly.
- Figs. 6(a), 6(a1 ), 6(a2), and 6(b) shows various schemes of constructing diodes as program selector and/or OTP element in a fully or partially isolated active region.
- a diode as program selector can be constructed from an isolated active region such as in SOI or FINFET technologies.
- the isolated active region can be used to construct a diode with two ends implanted with P+ and N+, the same implants as the source/drain implants of CMOS devices, to serve as two terminals of a diode.
- a dummy CMOS gate or silicide block layer (SBL) can be used for isolation and to prevent shorting of the two terminals.
- the SBL layer can overlap into the N+ and P+ implant regions and the N+ and P+ implant regions can be separated with a space.
- the width and/or the doping level in the space region can be used to adjust the diode's breakdown voltage or leakage current accordingly.
- a fuse as OTP element can also be constructed from an isolated active region. Since the OTP element is thermally isolated, the heat generated during programming cannot be dissipated easily so that the temperature can be raised higher to accelerate programming.
- the OTP element can have all N+ or all P+ implant.
- the OTP element can have part N+ and part P+ implants so that the OTP element can behave like a reverse biased diode during read, such as when the silicide is depleted after OTP programming in one embodiment. If there is no silicide on top, the OTP element can have part N+ and part P+ implants as a diode to be breakdown during OTP
- the OTP element or diode can be constructed on the same structure of an isolated active region to save area.
- an active region can be fully isolated from the substrate and from other active regions by SiO2 or similar material.
- active regions in the fin structures built on the same silicon substrate are isolated from each other above the surface. Those active regions can be coupled together by using extended source/drain regions.
- Fig. 6(c1 ) shows a schematic of using at least one PMOS configured as diode or MOS for program or read selector according to one embodiment.
- the programmable resistance device cell 170 has a programmable resistive element 171 coupled to a PMOS 177.
- the PMOS 177 has a gate coupled to a read wordline bar (WLRB) and a drain coupled to a program wordline bar (WLPB), a source coupled to the WLRB.
- WLPB program wordline bar
- the PMOS 177 can have the source junction conducted to behave like a diode for the selected cells during programming.
- the PMOS 177 can also have the source junction or the channel conducted to behave like a diode or MOS selector, respectively, during read.
- Fig. 6(c2) shows a cross section of the cell in Fig. 6(c1 ) to further illustrate the program and read path using at least one PMOS as a selector configured as diode or MOS for program or read selector according to one embodiment.
- the programmable resistive device cell 170' has a programmable resistive element 171 ' coupled to a
- PMOS that consists of a source 172', gate 173', drain 174', N well 176', and N well tap 175'.
- the PMOS has a special conduction mode that is hard to find in the ordinary CMOS digital or analog designs by pulling the drain 174' to a very low voltage (e.g.
- the diode has an l-V characteristic of exponential law than square law in MOS, this conduction mode can deliver high current to result in smaller cell size and low program voltage.
- the PMOS can be turned on during read to achieve low voltage read.
- Fig. 6(c3) shows operation conditions of programming and reading by diode.
- the selected cell can have WLPB coupled to a very low voltage (i.e. ground) to turn on the source junction diode, while the WLRB can be either coupled to VDDP, the program voltage, or ground.
- the WLPB and WLRB of the unselected cells can be both coupled to VDDP.
- the selected cell can have the WLRB coupled to VDD core voltage or ground and the WLPB coupled to ground to turn on the source junction diode of PMOS 171 in Fig. 6(c1 ).
- the WLPB and WLRB of the unselected cells are coupled to VDD.
- Fig. 6(d ) shows the operation conditions of programming and reading by MOS. The operation conditions in this figure are similar to those in Fig. 6(c3) except that the WLRB and WLPB of the selected cells are coupled to 0 and VDD/VDDP, respectively, during read/program. Thus, the PMOS is turned on during programming or reading.
- the PMOS can be drawn in a layout like a conventional PMOS, but the operation voltages applied to the PMOS terminals are quite different from conventional operations.
- combinations of diode and/or MOS for programming or read can be achieved, such as programming by diode and reading by MOS in one embodiment or programming by diode and MOS in different current directions for different data in another embodiment, for example.
- the MOS can be created with a thicker oxide than that in core devices to sustain high voltage.
- Fig. 6(d1 ) shows a top view of a programmable resistive device (PRD) cell 730 built on a thermally insulated substrate, such as SOI or polysilicon.
- PRD programmable resistive device
- the cell 730 has a PRE with body 731 , anode 732, and cathode 733.
- the body of the PRE 731 is also the gate of a dummy-gate diode including an active region 734, a cathode with an N+ implant 735 and a cathode contact 737, and an anode with a P+ implant 736 and an anode contact 738.
- the cathode 733 of the PRE is coupled to the anode of the dummy-gate diode by a metal 739.
- Fig. 6(d2) shows a top view of a programmable resistive device (PRD) cell 730' built on a thermally insulated substrate, such as SOI or polysilicon.
- PRD programmable resistive device
- the cell 730' has a PRE with body 731 ', anode 732', and cathode 733'.
- the body 731 ' of the PRE is also the gate of a MOS including an active region 734', a drain with a drain contact 737' covered by an N+ implant 735' and a source with a contact 738' covered by a P+ implant 736'.
- the cathode 733' of the PRE is coupled to the source contact 738' of the MOS by a metal 739'.
- the PRD cell 730' can be programmed or read by turning on the source junction diode of the MOS, similar to the operations from Figs. 6(c1 )-6(c4).
- the PRD cells 730 and 730' shown in Fig. 6(d1 ) and 6(d2) are for illustrative purposes.
- the thermally insulated substrate can be a Silicon-On-lnsulator (SOI) or a polysilicon substrate.
- SOI Silicon-On-lnsulator
- the active area can be silicon, Ge, SiGe, lll-V, or ll-VI
- the PRE can be an electrical fuse (including anti-fuse), PCM thin film, RRAM film, etc.
- the PRE can be built with heat sink as shown in Figs. 7(a1 ), 7(a3a)-7(a3c), heat source as shown in Figs. 7(a2) or 7(a3d), or extended area as shown in Figs. 7(a3e)-7(a3g).
- the program selector can be a diode or a MOS.
- the MOS selector can be programmed or read by turning on a MOS channel or a source junction.
- Fig. 7(a1 ) shows a top view of an electrical fuse element 88" according to another embodiment.
- the electrical fuse element 88" is using a thermally conductive but electrically insulated heat sink coupled to the anode.
- the electrical fuse element 88" can, for example, be used as the resistive element 31 a illustrated in Fig. 5(a).
- the electrical fuse element 88" can include an anode 89", a cathode 80", a body 81 ", and an N+ active region 83".
- the N+ active region 83" on a P type substrate is coupled to the anode 89" through a metal 84".
- the N+ active region 83" is electrically insulated from the conduction path (i.e.
- N+/P sub diode is reverse biased) but thermally conductive to the P substrate that can serve as a heat sink.
- the heat sink can be coupled to the anode 89" directly without using any metal or interconnect, and can be close to or underneath the anode.
- the heat sink can also be coupled to the body, cathode, or anode in part or all of a fuse element in other embodiments. This embodiment of heat sink can create a steep temperature gradient to accelerate programming.
- the body can be bent 45 or 90- degrees once or more than once.
- Fig. 7(a2) shows a top view of an electrical fuse element 88"' according to another embodiment.
- the electrical fuse element 88"' is similar to the one shown in Fig.
- the electrical fuse element 88"' can, for example, be used as the resistive element 31 a illustrated in Fig. 5(a).
- the electrical fuse element 88"' includes an anode 89"', a cathode 80"', a body 81 "', and an active region 83"' near the anode 89"'.
- the active region 83"' underneath the fuse element 81 "' makes the oxide thinner in the area than the other (i.e., thin gate oxide instead of thick STI oxide).
- the thinner oxide above the active region 83"' can dissipate heat faster to create a temperature gradient to accelerate programming.
- the thin oxide area 83"' can be placed underneath the cathode, body, or anode in part or all of a fuse element as a heat sink.
- Fig. 7(a3a) shows a top view of an electrical fuse element 198 according to another embodiment.
- the electrical fuse element 198 is similar to the one shown in Fig. 7(a1 ) except thinner oxide regions 193 are placed in two sides of the anode 199 as another form of heat sink.
- the electrical fuse element 198 can, for example, be used as the resistive element 31 a illustrated in Fig. 5(a).
- the electrical fuse element 198 includes an anode 199, a cathode 190, a body 191 , and an active region 193 near the anode 199.
- the active region 193 underneath the anode 199 makes the oxide thinner in the area than the other (i.e., thin gate oxide instead of thick STI oxide).
- Fig. 7(a3b) shows a top view of an electrical fuse element 198' according to another embodiment.
- the electrical fuse element 198' is similar to the one shown in Fig. 7(a1 ) except thinner oxide regions 193' are placed close to the anode 199' as another form of heat sink.
- the electrical fuse element 198' can, for example, be used as the resistive element 31 a illustrated in Fig. 5(a).
- the electrical fuse element 198' includes an anode 199', a cathode 190', a body 191 ', and an active region 193' near the anode 199'.
- the active region 193' close to the anode 199' of the fuse element 198' makes the oxide thinner in the area than the other (i.e., thin gate oxide instead of thick STI oxide) and can dissipate heat faster to create a temperature gradient to accelerate programming.
- the thin oxide area can be placed near to the cathode, body, or anode of a fuse element in one, two, three, four, or any sides to dissipate heat faster.
- the contact pillar and/or the metal above the substrate contact can also serve as another form of heat sink.
- Fig. 7(a3c) shows a top view of an electrical fuse element 198" according to yet another embodiment.
- the electrical fuse element 198" is similar to the one shown in Fig. 7(a1 ) except having a heat sink 195" in the cathode.
- the electrical fuse element 198" can, for example, be used as the resistive element 31 a illustrated in Fig. 5(a).
- the electrical fuse element 198" includes a cathode 199", an anode 190", a body 191 ", and a heat sink 195".
- the heat sink area can be only one side, instead of two sides to fit into small cell space, and/or the length can be longer or shorter.
- the heat sink area can be a portion of anode or body in one side or two sides.
- the length to width ratio of a heat sink area can be larger than 0.6 or larger than minimum requirement by design rules.
- Fig. 7(a3d) shows a top view of an electrical fuse element 198"' according to yet another embodiment.
- the electrical fuse element 198"' is similar to the one shown in Fig. 7(a1 ) except a heater 195"' is created near the cathode.
- the electrical fuse element 198"' can, for example, be used as the resistive element 31 a illustrated in Fig. 5(a).
- the electrical fuse element 198"' includes an anode 199"', a cathode 190"', a body 191 "', and high resistance area 195"' which can serve as a heater.
- the high resistance area 195"' can generate more heat to assist programming the fuse element.
- the heater can be an unsilicided polysilicon or unsilicided active region with a higher resistance than the silicided polysilicon or silicided active region, respectively.
- the heater can be a single or a plurality of contact and/or via in serial to contribute more resistance and generate more heat along the programming path.
- the heater can be a portion of high resistance interconnect to provide more heat to assist programming.
- the heater 195"" can be place to the cathode, anode, or body, in part or all of a fuse element.
- Active region 197"' has a substrate contact to reduce latch-up hazards.
- the contact pillar in the active region 197"' can also act as a heat sink.
- FIG. 7(a3e) shows a top view of an electrical fuse element 298 according to yet another embodiment.
- the electrical fuse element 298 is similar to the one shown in Fig. 7(a1 ) but further includes an extended region 295 in a cathode portion.
- the electrical fuse element 298 can, for example, be used as the resistive element 31 a illustrated in Fig. 5(a).
- the electrical fuse element 298 includes a cathode 299, an anode 290, a body 291 , and an extended cathode region 295.
- the extended cathode area can be on only one side of the body 291 , for small cell size, and/or the length of the extended cathode structures can be longer or shorter.
- the extended cathode region 295 is referred to as an extended area. That is, the extended cathode region 295 is one example of an extended area.
- the extended area can be a portion of anode or body in one side or two sides.
- the length to width ratio of an extended area can be larger than 0.6.
- the extended area means any additional area longer than required by design rules and coupled to an anode, cathode, or body that has reduced or no current flowing therethrough to assist with programming.
- Fig. 7(a3f) shows a top view of an electrical fuse element 298' with an extended area in a cathode portion according to another embodiment.
- the electrical fuse 298' has a cathode 299', an anode 290' and a body 291 '.
- the cathode 299' has an extended cathode area 295' near to and on one or two sides of the body 291 ' to assist (e.g., accelerate) programming.
- the extended area 295' are pieces of fuse element that extend beyond nearest cathode and anode contacts and are longer than required by design rules.
- the anode contact 290' in the electrical fuse element 298' is also borderless, namely, the contact is wider than the underneath fuse element.
- the cathode contact can be borderless and/or the anode portion can have extended area.
- Fig. 7(a3g) shows a top view of an electrical fuse element 298" according to another embodiment.
- the electrical fuse 298" has a cathode contact 299", an anode 290" and a body 291 ".
- the cathode 299" has extended areas 295", and contacts 299" near to and on two sides of the body 291 " to accelerate programming.
- the extended areas 295" are segments of fuse element that extend beyond the cathode or anode contact with reduced or substantially no current flowing through and/or are longer than required by design rules.
- the extended area 295" can have the length to width ratio in the current flowing path of larger than required by design rules, or larger than 0.6, for example.
- the anode 290" has a shared contact 296" to interconnect the fuse element 291 " with an active region 297" in a single contact 296" with a piece of metal 293" on top.
- the extended area can be near to one side of the body 291 " and/or attached to cathode or anode in other embodiment. In another embodiment, the extended area can be straight or bent more than once to save area. In yet another embodiment, the anode can have an extended area and/or the cathode can have a shared contact.
- a heat sink can be used to create a temperature gradient to accelerate programming.
- the heat sink as shown in Figs. 7(a1 ), 7(a3a)-7(a3c) are for illustrative purposes.
- a heat sink can be a thin oxide area placed near, underneath, or above the anode, body, or cathode of a fuse element in one, two, three, four, or any sides to dissipate heat faster.
- a heat sink can be an extended area of the anode, body, or cathode of a fuse element to increase heat dissipation area.
- a heat sink can also be a single or a plurality of conductors coupled to (i.e., in contact or in proximity) the anode, body, or cathode of a fuse element to dissipate heat faster.
- a heat sink can also be a large area of anode or cathode with one or more contact/via to increase heat dissipation area.
- a heat sink can also be an active region and/or with at least one contact pillar built above an active region near the cathode, body, or anode of the fuse element to dissipate heat faster.
- an OTP cell that has a shared contact, i.e., using a metal to interconnect MOS gate and active region in a single contact, can be considered as another embodiment of a heat sink for MOS gate to dissipate heat into the active region faster.
- Extended areas as shown in Figs 7(a3e)-7(a3g) are portions of fuse element beyond a contact or via that is longer than required by design rules and has reduced or no substantial current flowing therethrough such that programming can be accelerated.
- An extended area (which can bend 45 or 90 degrees at least once and can include one or more components) can be placed to one, two, or any side of the anode, cathode, or body of a fuse element.
- An extended area can also act as a heat sink to dissipate more heat. Heat sink and extended area are based on two different physical properties to accelerate programming, though the embodiments in structure can be very similar.
- An extended area can act as a heat sink, but not the other way around. It should also be understood that the various embodiments can be used separate or in any combinations.
- the thermal conduction (i.e. heat loss) of a fuse element can be increased from 20% to 200% in some embodiments.
- a heat generator can be used to create more heat to assist programming the fuse element.
- a heater such as 83"' in Fig. 7(a2) or 195"' in Fig. 7(a3d), can usually be a high resistance area placed on or near the cathode, body, or anode in part or all of a fuse element to generate more heat.
- a heater can be embodied as a single or a plurality of unsilicided polysilicon, unsilicided active region, a single or a plurality of contact, via, or combined, or a single or a plurality of segment of high resistance interconnect in the programming path.
- the resistance of the heat generator can be from 8 ⁇ to 200 ⁇ , or more desirably from 20 ⁇ to 100 ⁇ , in some embodiments.
- the fuse element with heat sink, heat generator, or extended area can be made of polysilicon, silicided polysilicon, silicide, polymetal, metal, metal alloy, metal gate, local interconnect, metal-0, thermally isolated active region, or CMOS gate, etc. There are many variations or combinations of variations and yet equivalent
- heat sinks to dissipate heat
- heat generators to provide more heat
- extended area to assist programming and that they are all within the scope of this invention.
- Fig. 7(a4) shows a top view of an electrical fuse element 98' according to another embodiment.
- the electrical fuse element 98' is similar to the one shown in Fig. 7(a1 ) except the fuse element has at least one notch in the body to assist programming. More generally, a target portion of the body 91 ' can be made formed with less area (e.g., thinner), such as a notch.
- the electrical fuse element 98' can, for example, be used as the resistive element 31 a illustrated in Fig. 5(a).
- the electrical fuse element 98' can include an anode 99', a cathode 90', and a body 91 '.
- Fig. 7(a5) shows a top view of an electrical fuse element 98" according to another embodiment.
- the electrical fuse element 98" is similar to the one shown in Fig. 7(a1 ) except the fuse element is part NMOS and part PMOS metal gates.
- the electrical fuse element 98" can, for example, be used as the resistive element 31 a illustrated in Fig. 5(a).
- the electrical fuse element 98" can include an anode 99", a cathode 90", and bodies 91 " and 93” fabricated from PMOS and NMOS metal gates, respectively.
- OTP elements shown in Figs 7(a1 )-7(a2), 7(a3a)-7(a3g), 7(a4) and 7(a5) are only to illustrate certain embodiments.
- the OTP elements can be built from any interconnects, including but not limited to polysilicon, silicided polysilicon, silicide, local interconnect, polymetal, metal, metal alloy, metal gate, thermally isolative active region, CMOS gate, or combinations thereof.
- Polymetal is a sandwich structure of metal-nitride-polysilicon, (i.e. W/WNx/Si) that can be used to reduce the resistance of polysilicon.
- the OTP elements can be N type, P type, or part N and part P type.
- Each of the OTP elements can have an anode, a cathode, and at least one body.
- the anode or cathode contacts can be no more than 2 for polysilicon/polymetal/local interconnect, and can be no more than 4 for metal fuse, preferably.
- the anode or cathode contact can be only one (1 ) in other embodiment.
- the contact size can be larger than at least one contact outside of the OTP memory array.
- the contact enclosure can be smaller than at least one contact enclosure outside of the OTP memory array. In another embodiment, the enclosure can be negative, namely, the contact is wider than the underneath figure, the so-called borderless contact.
- the length to width ratio in the body can be between 0.5-8, or more particular 2-6 in some embodiments, for
- polysilicon/local interconnect/polymetal/metal gate or in the case of metal even larger than 10 for metal, for example.
- Polysilicon used to define CMOS gates or as interconnect in a high-K/metal- gate CMOS process can also be used as OTP elements.
- the fuse element can be P type, N type, or part N and part P type if applicable.
- the after/before resistance ratio can be enhanced for those fuse elements that have P+ and N+ implants to create a diode after being programmed, such as polysilicon, polymetal, thermally isolated active region, or gate of a high-K/metal-gate CMOS.
- the metal alloy layers may be blocked by masks generated from layout database to create a diode in the fuse elements.
- a fuse element can also be constructed from a thermally isolated active region such that the fuse element can be implanted with N+, P+, or part N+ and part P+ in each end of the active region. If a fuse element is partly implanted with N+ and P+, the fuse element can behave like a reverse- biased diode, such as when silicide on top is depleted after being programmed. In one embodiment, if there is no silicide on top of active regions, an OTP element can also be constructed from an isolated active region with part N+ and part P+ to act as a diode for breakdown in forward or reverse biased conditions. Using isolated active region to construct an OTP element, the OTP element can be merged with part of the program- selector diode in one single active island to save area.
- local interconnect can be used as part or all of an OTP element.
- Local interconnect also called as metalO (MO)
- MO metalO
- MOS metalO
- the scaling along the silicon surface dimensions is much faster than scaling in the height.
- the aspect ratio of CMOS gate height to the channel length is very large such that making contacts between metall and source/drain or CMOS gate very expensive in terms of device area and cost.
- Local interconnect can be used as an intermediate interconnect between source/drain to CMOS gate, between CMOS gate to metal 1 , or between source/drain to metal 1 in one or two levels
- the local interconnects, CMOS gate, or combination can be used as an OTP element in one embodiment.
- the OTP element and one terminal of the program- selector diode can be connected directly through local interconnect without needing any contacts to save area in another embodiment.
- Figs. 7(b) and 7(c) show top views of P+/N well diodes constructed with different embodiments of isolation and fuse elements. Without isolation, P+ and N+ active regions would be shorted together by silicide grown on top.
- the isolation can be provided by STI, dummy CMOS gate, SBL, or some combination thereof from one to four (1 -4) or any sides or between cells.
- the P+ and N+ active regions that act as P and N terminals of the diodes are sources or drains of CMOS devices. Both the P+ and N+ active regions reside in an N well, which can be the same N well to house PMOS in standard CMOS processes.
- the N+ active region of the diodes in multiple cells can be shared, though for simplicity Figs. 7(b) and 7(c) show only one N+ active region for one P+ active region.
- FIG. 7(b) shows a top view of one embodiment of an electrical fuse cell 70 having a P+/N well diode with an abutted contact. Active regions 73 and 74, which are isolated by an STI 79, are covered by a P+ implant 77 and an N+ implant (the
- a fuse element 72 is coupled to the P+ active region 73 through a metal 76 in a single contact 71 .
- This contact 71 is quite different from the contacts in conventional ways where a contact can be used to connect a fuse element with a metal and then another contact is used to connect the metal with a P+ active region.
- the abutted contact can be larger than a regular contact and, more particularly, can be a large rectangular contact that has about twice the area of a regular contact in a CMOS process.
- This embodiment for a fuse element can be constructed by a CMOS gate, including polysilicon, silicided polysilicon, polymetal, local interconnect, or non-aluminum metal CMOS gate, that allows an abutted contact.
- Fig. 7(c) shows a top view of yet another embodiment of a fuse cell 70" that has a dummy MOS gate 78" providing isolation between P+/N+ in N well as two terminals of a diode and an electrical fuse element 72".
- An active region 71 " is divided into an upper active regions 73" and a lower active region 74" by a dummy MOS gate 78".
- the upper active region 73" can be covered by a P+ implant 77" while the lower active region 74" can be covered by an N+ implant (the complement of the P+ implant 77").
- the active regions 73" and 74" constitute the P and N terminals of the diode in the cell 70".
- the polysilicon 78" provides isolation between the P+/N+ of the diode in the cell 70" and can be tied to a fixed bias.
- the polysilicon 78" is a dummy MOS gate fabricated in standard CMOS processes and can be a metal gate in advanced metal- gate CMOS processes.
- the width of the dummy MOS gate can be close to the minimum gate width of a CMOS technology. In one embodiment, the width of the dummy MOS gate can be less than twice the minimum gate width of a CMOS technology.
- the dummy MOS gate can also be created from a thicker gate oxide than that in the core devices to sustain higher voltage.
- the active region 71 resides in an N well 75", the same N well that can be used to house PMOS in standard CMOS processes.
- a fuse element 72" can be coupled to the P+ active region 73" through a metal 76" in one end (through contacts 75"-2 and 75"-3) and to a high voltage supply line V+ in the other end (through contact 75"-1 ).
- the N+ region 74" is coupled to another voltage supply line V- through another contact 75"-4. At least one of the contacts 75"-1 , 2, 3, 4 can be larger than at least one contacts outside of the memory array to reduce the contact resistance in one embodiment.
- Fig. 8 shows a processor system 700 according to one embodiment.
- the processor system 700 can include a programmable resistive device 744, such as in a cell array 742, in memory 740, according to one embodiment.
- the processor system 700 can, for example, pertain to a computer system.
- the computer system can include a Central Process Unit (CPU) 710, which communicate through a common bus 715 to various memory and peripheral devices such as I/O 720, hard disk drive 730, CDROM 750, memory 740, and other memory 760.
- Other memory 760 is a conventional memory such as SRAM, DRAM, or flash, typically interfaces to CPU 710 through a memory controller.
- CPU 710 generally is a microprocessor, a digital signal processor, or other programmable digital logic devices.
- Memory 740 is preferably constructed as an integrated circuit, which includes the memory array 742 having at least one programmable resistive device 744.
- the memory 740 typically interfaces to CPU 710 through a memory controller. If desired, the memory 740 may be combined with the processor, for example CPU 710, in a single integrated circuit.
- the invention can be implemented in a part or all of an integrated circuit in a Printed Circuit Board (PCB), or in a system.
- the programmable resistive device can be fuse, anti-fuse, or emerging nonvolatile memory.
- the fuse can be silicided or non- silicided polysilicon fuse, thermally isolated active-region fuse, local interconnect fuse, metal fuse, contact fuse, via fuse, or fuse constructed from CMOS gates.
- the anti-fuse can be a gate-oxide breakdown anti-fuse, contact or via anti-fuse with dielectrics in- between.
- the emerging nonvolatile memory can be Magnetic RAM (MRAM), Phase Change Memory (PCM), Conductive Bridge RAM (CBRAM), or Resistive RAM (RRAM). Though the program mechanisms are different, their logic states can be distinguished by different resistance values.
Landscapes
- Semiconductor Memories (AREA)
- Read Only Memory (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP18151106.4A EP3327724B1 (en) | 2013-09-21 | 2014-09-19 | Circuit and system of using junction diode as program selector for one-time programmable devices |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201361880916P | 2013-09-21 | 2013-09-21 | |
US201461981212P | 2014-04-18 | 2014-04-18 | |
US14/485,698 US10249379B2 (en) | 2010-08-20 | 2014-09-13 | One-time programmable devices having program selector for electrical fuses with extended area |
PCT/US2014/056676 WO2015042478A1 (en) | 2013-09-21 | 2014-09-19 | Circuit and system of using junction diode as program selector for one-time programmable devices |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP18151106.4A Division EP3327724B1 (en) | 2013-09-21 | 2014-09-19 | Circuit and system of using junction diode as program selector for one-time programmable devices |
Publications (2)
Publication Number | Publication Date |
---|---|
EP3069350A1 true EP3069350A1 (en) | 2016-09-21 |
EP3069350A4 EP3069350A4 (en) | 2017-07-26 |
Family
ID=52689479
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP18151106.4A Active EP3327724B1 (en) | 2013-09-21 | 2014-09-19 | Circuit and system of using junction diode as program selector for one-time programmable devices |
EP14901820.2A Withdrawn EP3069350A4 (en) | 2013-09-21 | 2014-09-19 | Circuit and system of using junction diode as program selector for one-time programmable devices |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP18151106.4A Active EP3327724B1 (en) | 2013-09-21 | 2014-09-19 | Circuit and system of using junction diode as program selector for one-time programmable devices |
Country Status (4)
Country | Link |
---|---|
EP (2) | EP3327724B1 (en) |
CN (1) | CN106133841B (en) |
GB (1) | GB2534077A (en) |
WO (1) | WO2015042478A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107967929B (en) * | 2017-11-30 | 2020-07-17 | 上海华力微电子有限公司 | Memory cell, memory array structure thereof and operation method |
CN108766499B (en) * | 2018-04-26 | 2021-05-21 | 上海华力微电子有限公司 | E-FUSE memory array, E-FUSE, and E-FUSE operation method |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6222244B1 (en) * | 1998-06-08 | 2001-04-24 | International Business Machines Corporation | Electrically blowable fuse with reduced cross-sectional area |
US7508693B2 (en) * | 2006-03-24 | 2009-03-24 | Macronix International Co., Ltd. | One-time-programmable (OTP) memory device and method for testing the same |
US7471540B2 (en) * | 2007-01-24 | 2008-12-30 | Kilopass Technology, Inc. | Non-volatile semiconductor memory based on enhanced gate oxide breakdown |
US7405590B1 (en) * | 2007-07-18 | 2008-07-29 | Kabushiki Kaisha Toshiba | Systems and methods for controlling a fuse programming current in an IC |
US7834659B1 (en) * | 2008-03-05 | 2010-11-16 | Xilinx, Inc. | Multi-step programming of E fuse cells |
US9224496B2 (en) * | 2010-08-11 | 2015-12-29 | Shine C. Chung | Circuit and system of aggregated area anti-fuse in CMOS processes |
US8830720B2 (en) * | 2010-08-20 | 2014-09-09 | Shine C. Chung | Circuit and system of using junction diode as program selector and MOS as read selector for one-time programmable devices |
US8804398B2 (en) * | 2010-08-20 | 2014-08-12 | Shine C. Chung | Reversible resistive memory using diodes formed in CMOS processes as program selectors |
US9070437B2 (en) * | 2010-08-20 | 2015-06-30 | Shine C. Chung | Circuit and system of using junction diode as program selector for one-time programmable devices with heat sink |
TWI462107B (en) * | 2010-08-20 | 2014-11-21 | Chien Shine Chung | Electronics system, memory and method for providing the same |
US8576602B2 (en) * | 2010-08-20 | 2013-11-05 | Shine C. Chung | One-time programmable memories using polysilicon diodes as program selectors |
US8488359B2 (en) * | 2010-08-20 | 2013-07-16 | Shine C. Chung | Circuit and system of using junction diode as program selector for one-time programmable devices |
CN102610272B (en) * | 2011-01-19 | 2015-02-04 | 中国科学院微电子研究所 | Programming and erasing method and device of resistive random access memory unit |
-
2014
- 2014-09-19 GB GB1605289.6A patent/GB2534077A/en not_active Withdrawn
- 2014-09-19 CN CN201480051949.2A patent/CN106133841B/en active Active
- 2014-09-19 EP EP18151106.4A patent/EP3327724B1/en active Active
- 2014-09-19 WO PCT/US2014/056676 patent/WO2015042478A1/en active Application Filing
- 2014-09-19 EP EP14901820.2A patent/EP3069350A4/en not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
EP3327724B1 (en) | 2020-10-28 |
GB201605289D0 (en) | 2016-05-11 |
CN106133841B (en) | 2019-12-20 |
WO2015042478A1 (en) | 2015-03-26 |
CN106133841A (en) | 2016-11-16 |
EP3069350A4 (en) | 2017-07-26 |
EP3327724A1 (en) | 2018-05-30 |
GB2534077A (en) | 2016-07-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10127992B2 (en) | Method and structure for reliable electrical fuse programming | |
US9236141B2 (en) | Circuit and system of using junction diode of MOS as program selector for programmable resistive devices | |
US9754679B2 (en) | One-time programmable memory devices using FinFET technology | |
US10249379B2 (en) | One-time programmable devices having program selector for electrical fuses with extended area | |
US9767915B2 (en) | One-time programmable device with integrated heat sink | |
US9496033B2 (en) | Method and system of programmable resistive devices with read capability using a low supply voltage | |
US10229746B2 (en) | OTP memory with high data security | |
US9431127B2 (en) | Circuit and system of using junction diode as program selector for metal fuses for one-time programmable devices | |
US8830720B2 (en) | Circuit and system of using junction diode as program selector and MOS as read selector for one-time programmable devices | |
US8488359B2 (en) | Circuit and system of using junction diode as program selector for one-time programmable devices | |
JP4860249B2 (en) | Phase change memory device and method of manufacturing phase change memory device | |
US10916317B2 (en) | Programmable resistance memory on thin film transistor technology | |
TWI550621B (en) | Circuit and system of using junction diode as program selector for electrical fuses with extended area for one-time programmable devices | |
US12002527B2 (en) | Programmable resistance memory on wide-bandgap semiconductor technologies | |
US10923204B2 (en) | Fully testible OTP memory | |
EP3327724B1 (en) | Circuit and system of using junction diode as program selector for one-time programmable devices | |
TW202406180A (en) | Memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20160321 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
DAX | Request for extension of the european patent (deleted) | ||
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
R17P | Request for examination filed (corrected) |
Effective date: 20160321 |
|
A4 | Supplementary search report drawn up and despatched |
Effective date: 20170623 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G11C 17/16 20060101AFI20170619BHEP Ipc: G11C 17/18 20060101ALI20170619BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20180123 |