EP2930583A3 - Circuit for generating a reference voltage - Google Patents

Circuit for generating a reference voltage Download PDF

Info

Publication number
EP2930583A3
EP2930583A3 EP15160418.8A EP15160418A EP2930583A3 EP 2930583 A3 EP2930583 A3 EP 2930583A3 EP 15160418 A EP15160418 A EP 15160418A EP 2930583 A3 EP2930583 A3 EP 2930583A3
Authority
EP
European Patent Office
Prior art keywords
current source
resistor
reference voltage
series
generating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP15160418.8A
Other languages
German (de)
French (fr)
Other versions
EP2930583B1 (en
EP2930583A2 (en
Inventor
Jean-Pierre Blanc
Pratap Narayan Singh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics SA
STMicroelectronics Pvt Ltd
Original Assignee
STMicroelectronics SA
STMicroelectronics Pvt Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics SA, STMicroelectronics Pvt Ltd filed Critical STMicroelectronics SA
Publication of EP2930583A2 publication Critical patent/EP2930583A2/en
Publication of EP2930583A3 publication Critical patent/EP2930583A3/en
Application granted granted Critical
Publication of EP2930583B1 publication Critical patent/EP2930583B1/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/267—Current mirrors using both bipolar and field-effect technology
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Nonlinear Science (AREA)
  • Electromagnetism (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Automation & Control Theory (AREA)
  • Power Engineering (AREA)
  • Control Of Electrical Variables (AREA)

Abstract

L'invention concerne un circuit de génération d'une tension de référence (VOUT), comprenant une première source de courant (M4) en série avec un premier transistor bipolaire (Q8) ; une deuxième source de courant (M5) en série avec une première résistance (R8) ; une troisième source de courant (M6) en série avec un deuxième transistor bipolaire (Q9), la troisième source de courant étant en miroir de courant avec la première source de courant ; une deuxième résistance (R9) entre la base du deuxième transistor bipolaire (Q9) et le point de connexion entre la deuxième source de courant et la première résistance ; et une quatrième source de courant (M7) en série avec une troisième résistance (R10), le point de connexion entre la quatrième source de courant (M7) et la troisième résistance (R10) définissant une borne de tension de référence (VOUT).

Figure imgaf001
The invention relates to a reference voltage generation circuit (V OUT ) comprising a first current source (M4) in series with a first bipolar transistor (Q8); a second current source (M5) in series with a first resistor (R8); a third current source (M6) in series with a second bipolar transistor (Q9), the third current source being in current mirror with the first current source; a second resistor (R9) between the base of the second bipolar transistor (Q9) and the connection point between the second current source and the first resistor; and a fourth current source (M7) in series with a third resistor (R10), the connection point between the fourth current source (M7) and the third resistor (R10) defining a reference voltage terminal (V OUT ) .
Figure imgaf001
EP15160418.8A 2014-04-04 2015-03-23 Circuit for generating a reference voltage Active EP2930583B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1453014A FR3019660A1 (en) 2014-04-04 2014-04-04 GENERATION CIRCUIT FOR REFERENCE VOLTAGE

Publications (3)

Publication Number Publication Date
EP2930583A2 EP2930583A2 (en) 2015-10-14
EP2930583A3 true EP2930583A3 (en) 2015-12-16
EP2930583B1 EP2930583B1 (en) 2019-01-30

Family

ID=51225684

Family Applications (1)

Application Number Title Priority Date Filing Date
EP15160418.8A Active EP2930583B1 (en) 2014-04-04 2015-03-23 Circuit for generating a reference voltage

Country Status (3)

Country Link
US (1) US9588538B2 (en)
EP (1) EP2930583B1 (en)
FR (1) FR3019660A1 (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4590419A (en) * 1984-11-05 1986-05-20 General Motors Corporation Circuit for generating a temperature-stabilized reference voltage
US7408400B1 (en) * 2006-08-16 2008-08-05 National Semiconductor Corporation System and method for providing a low voltage bandgap reference circuit
US20090146730A1 (en) * 2007-12-06 2009-06-11 Industrial Technology Research Institue Bandgap reference circuit
US20110169561A1 (en) * 2010-01-12 2011-07-14 Richtek Technology Corp. Fast start-up low-voltage bandgap reference voltage generator
US20120153997A1 (en) * 2010-12-17 2012-06-21 Stmicroelectronics Sa Circuit for Generating a Reference Voltage Under a Low Power Supply Voltage

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4157493A (en) * 1977-09-02 1979-06-05 National Semiconductor Corporation Delta VBE generator circuit
US5349286A (en) * 1993-06-18 1994-09-20 Texas Instruments Incorporated Compensation for low gain bipolar transistors in voltage and current reference circuits
JP3586073B2 (en) 1997-07-29 2004-11-10 株式会社東芝 Reference voltage generation circuit
US6002243A (en) * 1998-09-02 1999-12-14 Texas Instruments Incorporated MOS circuit stabilization of bipolar current mirror collector voltages
CN101052933B (en) * 2004-10-08 2011-02-16 飞思卡尔半导体公司 Reference circuit
JP2009098802A (en) 2007-10-15 2009-05-07 Toshiba Corp Reference voltage generation circuit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4590419A (en) * 1984-11-05 1986-05-20 General Motors Corporation Circuit for generating a temperature-stabilized reference voltage
US7408400B1 (en) * 2006-08-16 2008-08-05 National Semiconductor Corporation System and method for providing a low voltage bandgap reference circuit
US20090146730A1 (en) * 2007-12-06 2009-06-11 Industrial Technology Research Institue Bandgap reference circuit
US20110169561A1 (en) * 2010-01-12 2011-07-14 Richtek Technology Corp. Fast start-up low-voltage bandgap reference voltage generator
US20120153997A1 (en) * 2010-12-17 2012-06-21 Stmicroelectronics Sa Circuit for Generating a Reference Voltage Under a Low Power Supply Voltage

Also Published As

Publication number Publication date
US9588538B2 (en) 2017-03-07
EP2930583B1 (en) 2019-01-30
EP2930583A2 (en) 2015-10-14
FR3019660A1 (en) 2015-10-09
US20150286238A1 (en) 2015-10-08

Similar Documents

Publication Publication Date Title
TW201612673A (en) Device and method for generating bandgap reference voltage
EP3295814A3 (en) Driving method, driving assembly and electronic cigarette having same
EP2752734A3 (en) Method for controlling camera operation based on haptic function and terminal supporting the same
EP3163748A3 (en) Method, device and terminal for adjusting volume
EP2527854A3 (en) Systems and methods for determining electrical faults
EP2677388A3 (en) Voltage regulator circuit with adaptive current limit and method for operating the voltage regulator circuit
EP2736016A3 (en) Contour segmentation apparatus and method based on user interaction
EP2667210A3 (en) Apparatus for testing thyristor valve
MX2016017370A (en) Instruction-generating method and device.
EP2722755A3 (en) User terminal, operator server, remote support method and user terminal progam
EP3088285A3 (en) Electric vehicle
EP2706426A3 (en) Low-power resistor-less voltage reference circuit
EP3109709A3 (en) Power supply unit and image forming apparatus
EP1746710A3 (en) Charge pump apparatus, system and method.
EP2779417A3 (en) Control method and device therefor
EP3144776A3 (en) Customizing haptic feedback for live events
EP2706427A3 (en) Chopper based relaxation oscillator
MX2016010158A (en) Motor assembly, integrated circuit and application device.
CN110419015A8 (en) Method and apparatus for negative output voltage active clamping using floating bandgap reference and temperature compensation
WO2015054146A3 (en) Voltage regulator with charge pump for generating second voltage source
EP3300235A3 (en) Voltage regulator
WO2016122977A3 (en) Low dropout regulator bleeding current circuits and methods
EP2988380A3 (en) Light emitting device
EP2950436A3 (en) Control device, dc-dc converter, switching power supply apparatus, and information processing apparatus
MY177593A (en) Signal conversion

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 20150323

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

AX Request for extension of the european patent

Extension state: BA ME

RIC1 Information provided on ipc code assigned before grant

Ipc: G05F 3/30 20060101AFI20151106BHEP

REG Reference to a national code

Ref country code: DE

Ref legal event code: R079

Ref document number: 602015023864

Country of ref document: DE

Free format text: PREVIOUS MAIN CLASS: G05F0003300000

Ipc: G05F0003260000

GRAP Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOSNIGR1

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: GRANT OF PATENT IS INTENDED

RIC1 Information provided on ipc code assigned before grant

Ipc: G05F 3/30 20060101ALI20180925BHEP

Ipc: G05F 3/26 20060101AFI20180925BHEP

INTG Intention to grant announced

Effective date: 20181017

GRAS Grant fee paid

Free format text: ORIGINAL CODE: EPIDOSNIGR3

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE PATENT HAS BEEN GRANTED

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

Free format text: NOT ENGLISH

REG Reference to a national code

Ref country code: CH

Ref legal event code: EP

REG Reference to a national code

Ref country code: AT

Ref legal event code: REF

Ref document number: 1093761

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190215

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

Free format text: LANGUAGE OF EP DOCUMENT: FRENCH

REG Reference to a national code

Ref country code: DE

Ref legal event code: R096

Ref document number: 602015023864

Country of ref document: DE

REG Reference to a national code

Ref country code: LT

Ref legal event code: MG4D

REG Reference to a national code

Ref country code: NL

Ref legal event code: MP

Effective date: 20190130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: PL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: LT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: FI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: NO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190430

Ref country code: PT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190530

Ref country code: SE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: ES

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

REG Reference to a national code

Ref country code: AT

Ref legal event code: MK05

Ref document number: 1093761

Country of ref document: AT

Kind code of ref document: T

Effective date: 20190130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190501

Ref country code: HR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: BG

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190430

Ref country code: IS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190530

Ref country code: LV

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: RS

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MC

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: AL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: EE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: DK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: RO

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: SK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: CZ

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

REG Reference to a national code

Ref country code: CH

Ref legal event code: PL

Ref country code: DE

Ref legal event code: R097

Ref document number: 602015023864

Country of ref document: DE

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SM

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: LU

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190323

REG Reference to a national code

Ref country code: BE

Ref legal event code: MM

Effective date: 20190331

PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20190430

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: AT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

26N No opposition filed

Effective date: 20191031

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190430

Ref country code: LI

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190331

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190323

Ref country code: CH

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: SI

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

Ref country code: BE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20190331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: TR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: CY

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: HU

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO

Effective date: 20150323

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: MK

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20190130

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602015023864

Country of ref document: DE

Owner name: STMICROELECTRONICS INTERNATIONAL N.V., PLAN-LE, CH

Free format text: FORMER OWNERS: STMICROELECTRONICS PVT. LTD., GREATER NOIDA, UTTAR PRADESH, IN; STMICROELECTRONICS SA, MONTROUGE, FR

REG Reference to a national code

Ref country code: DE

Ref legal event code: R081

Ref document number: 602015023864

Country of ref document: DE

Owner name: STMICROELECTRONICS INTERNATIONAL N.V., PLAN-LE, CH

Free format text: FORMER OWNERS: STMICROELECTRONICS INTERNATIONAL N.V., PLAN-LES-OUATES, GENF, CH; STMICROELECTRONICS PVT. LTD., GREATER NOIDA, UTTAR PRADESH, IN

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20240220

Year of fee payment: 10

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: FR

Payment date: 20240220

Year of fee payment: 10