EP2746876B1 - Fabrication techniques to enhance pressure uniformity in anodically bonded vapor cells and corresponding wafer structure - Google Patents
Fabrication techniques to enhance pressure uniformity in anodically bonded vapor cells and corresponding wafer structure Download PDFInfo
- Publication number
- EP2746876B1 EP2746876B1 EP13181421.2A EP13181421A EP2746876B1 EP 2746876 B1 EP2746876 B1 EP 2746876B1 EP 13181421 A EP13181421 A EP 13181421A EP 2746876 B1 EP2746876 B1 EP 2746876B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- wafer
- diameter
- sacrificial
- vapor
- vapor cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 42
- 238000004519 manufacturing process Methods 0.000 title claims description 9
- 235000012431 wafers Nutrition 0.000 claims description 265
- 239000011521 glass Substances 0.000 claims description 62
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 34
- 239000010703 silicon Substances 0.000 claims description 34
- 229910052710 silicon Inorganic materials 0.000 claims description 34
- 230000037361 pathway Effects 0.000 claims description 19
- 239000000758 substrate Substances 0.000 claims description 14
- 239000007789 gas Substances 0.000 description 53
- 230000003287 optical effect Effects 0.000 description 18
- 230000008569 process Effects 0.000 description 16
- SVONRAPFKPVNKG-UHFFFAOYSA-N 2-ethoxyethyl acetate Chemical compound CCOCCOC(C)=O SVONRAPFKPVNKG-UHFFFAOYSA-N 0.000 description 14
- 229910052783 alkali metal Inorganic materials 0.000 description 12
- 150000001340 alkali metals Chemical class 0.000 description 12
- 238000013459 approach Methods 0.000 description 12
- 230000001965 increasing effect Effects 0.000 description 9
- 125000006850 spacer group Chemical group 0.000 description 9
- 239000002585 base Substances 0.000 description 6
- 238000004891 communication Methods 0.000 description 6
- 239000000853 adhesive Substances 0.000 description 5
- 230000001070 adhesive effect Effects 0.000 description 5
- 230000002708 enhancing effect Effects 0.000 description 5
- 239000000463 material Substances 0.000 description 4
- 229910052701 rubidium Inorganic materials 0.000 description 4
- IGLNJRXAVVLDKE-UHFFFAOYSA-N rubidium atom Chemical compound [Rb] IGLNJRXAVVLDKE-UHFFFAOYSA-N 0.000 description 4
- 238000007789 sealing Methods 0.000 description 4
- 239000004593 Epoxy Substances 0.000 description 3
- DGAQECJNVWCQMB-PUAWFVPOSA-M Ilexoside XXIX Chemical compound C[C@@H]1CC[C@@]2(CC[C@@]3(C(=CC[C@H]4[C@]3(CC[C@@H]5[C@@]4(CC[C@@H](C5(C)C)OS(=O)(=O)[O-])C)C)[C@@H]2[C@]1(C)O)C)C(=O)O[C@H]6[C@@H]([C@H]([C@@H]([C@H](O6)CO)O)O)O.[Na+] DGAQECJNVWCQMB-PUAWFVPOSA-M 0.000 description 3
- 239000012528 membrane Substances 0.000 description 3
- 229910052708 sodium Inorganic materials 0.000 description 3
- 239000011734 sodium Substances 0.000 description 3
- PWKWDCOTNGQLID-UHFFFAOYSA-N [N].[Ar] Chemical compound [N].[Ar] PWKWDCOTNGQLID-UHFFFAOYSA-N 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 229910010293 ceramic material Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000005421 electrostatic potential Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- -1 sodium Chemical class 0.000 description 2
- 229910000679 solder Inorganic materials 0.000 description 2
- 239000007787 solid Substances 0.000 description 2
- RZVAJINKPMORJF-UHFFFAOYSA-N Acetaminophen Chemical compound CC(=O)NC1=CC=C(O)C=C1 RZVAJINKPMORJF-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000009835 boiling Methods 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 229910001873 dinitrogen Inorganic materials 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 238000002844 melting Methods 0.000 description 1
- 230000008018 melting Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002244 precipitate Substances 0.000 description 1
- 239000005297 pyrex Substances 0.000 description 1
- 229910001415 sodium ion Inorganic materials 0.000 description 1
- 238000010561 standard procedure Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
- 238000004804 winding Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G04—HOROLOGY
- G04F—TIME-INTERVAL MEASURING
- G04F5/00—Apparatus for producing preselected time intervals for use as timing standards
- G04F5/14—Apparatus for producing preselected time intervals for use as timing standards using atomic clocks
- G04F5/145—Apparatus for producing preselected time intervals for use as timing standards using atomic clocks using Coherent Population Trapping
Definitions
- Chip-Scale Atomic Clocks include vapor cells that contain vapors of an alkali metal such as rubidium (Rb).
- the vapor cells also typically contain a buffer gas, such as an argon-nitrogen buffer gas blend.
- the standard technique for fabricating the vapor cells involves anodically bonding two glass wafers on opposing sides of a silicon wafer having a plurality of cell structures that define cavities. The alkali metal vapor and buffer gas are trapped in the cavities of the cell structures between the two glass wafers.
- the anodic bond joint starts at the locations between the wafers that are initially in contact and spreads out as the electrostatic potential brings the surfaces together. This lag of the bond front from one area to the next can lead to pressure differences in the vapor cells. Additionally, the presence of a low boiling temperature material like Rb requires the bonding to take place at as low a temperature as possible, otherwise the vapor generated can foul the bond surface. Thus, a high voltage needs to be applied as the wafers are heating, to allow the bond to form as soon as possible. This can result in vapor cells sealing at different times, and thus at different temperatures, which can result in pressure differences in the vapor cells, even on cells that are fabricated side-by-side on the same wafer.
- the voltage that is applied to accomplish anodic bonding can create a breakdown of the gas, causing a discharge or arc through the gas to ground, essentially shorting out the bonding process.
- EP 1 591 846 A2 discloses an apparatus comprising a dye structure having a first outside layer, a middle layer and a second outside layer.
- the middle layer comprises a cavity that holds an alkali metal, and one of the first outside layer and the second outside layer comprises a channel that leads to the cavity.
- a method of fabricating one or more vapor cells comprises forming one or more vapor cell dies in a first wafer having a first diameter, and anodically bonding a second wafer to a first side of the first wafer over the vapor cell dies, the second wafer having a second diameter.
- a third wafer is positioned over the vapor cell dies on a second side of the first wafer opposite from the second wafer, with the third wafer having a third diameter.
- a sacrificial wafer is placed over the third wafer, with the sacrificial wafer having a diameter that is larger than the first, second and third diameters.
- a metallized bond plate is located over the sacrificial wafer.
- the third wafer is anodically bonded to the second side of the first wafer when a voltage is applied to the metallized bond plate while the sacrificial wafer is in place.
- Fabrication techniques are provided for enhancing gas pressure uniformity in anodically bonded vapor cells used in Chip-Scale Atomic Clocks (CSACs).
- the vapor cells are fabricated with a pair of optically clear glass wafers that are anodically bonded to opposing sides of a substrate such as a silicon wafer having a plurality of cell structures.
- the vapor cells are fabricated prior to assembly within a physics package for the CSAC.
- a design feature is incorporated into a wafer surface that creates interconnected vent channels that provide a path from each vapor cell die in the wafer to the perimeter of the wafer.
- the vent channels allow gas near the interior of the wafer to be in substantially continuous pressure-equilibrium with gas outside of the wafer during anodic bonding.
- the anodic bonding process is modified to continually ramp pressure upward as temperature is ramped upward.
- FIG. 1 illustrates a CSAC physics package 100 according to one embodiment, which can employ a vapor cell fabricated according to the present approach.
- the physics package 100 includes an enclosure 102, which houses various mechanical and electronic components of physics package 100. These components can be fabricated as wafer-level micro-electro-mechanical systems (MEMS) devices prior to assembly in enclosure 102.
- the CSAC components in physics package 100 include a laser die 110 such as a vertical-cavity surface-emitting laser (VCSEL), a quarter wave plate 120 in optical communication with laser die 110, a vapor cell 130 in optical communication with quarter wave plate 120, and an optical detector 140 in optical communication with vapor cell 130.
- VCSEL vertical-cavity surface-emitting laser
- a laser beam 112 emitted from laser die 110 is directed to pass through quarter wave plate 120 and vapor cell 130 to optical detector 140 during operation of physics package 100.
- quarter wave plate 120, vapor cell 130, and optical detector 140 can be mounted within package 102 at various tilt angles with respect to the optical path of laser beam 112. Tilting these components reduces reflective coupling back into the VCSEL, enhancing CSAC stability.
- a lower scaffold 150 is attached to a base surface 104 in enclosure 102.
- the lower scaffold 150 includes a lower tier 152 that supports laser die 110, a middle tier 154 that supports quarter wave plate 120 above laser die 110, and an upper tier 156 that supports vapor cell 130 above quarter wave plate 120.
- An upper scaffold structure 160 is attached to a top surface 106 in enclosure 102.
- the optical detector 140 is affixed to upper scaffold structure 160 above vapor cell 130.
- the vapor cell 130 includes a pair of optically clear wafers 132 and 134 such as glass wafers, which are anodically bonded to opposing sides of a substrate 136 such as a silicon wafer.
- exemplary glass wafers include Pyrex glass or similar glasses.
- At least one chamber 138 defined within vapor cell 130 provides an optical path between laser die 110 and optical detector 140 for laser beam 112.
- wafer 132 is initially anodically bonded to a base side of substrate 136, after which rubidium or other alkali metal (either in liquid or solid form) is deposited into chamber 138.
- the wafer 134 is then anodically bonded to the opposing side of substrate 136 to form vapor cell 130.
- Such bonding typically is accomplished at temperatures from about 250 °C to about 400 °C.
- the bonding process is performed with the wafers 132, 134, and substrate 136, either under high vacuum or backfilled with a buffer gas, such as an argon-nitrogen gas mixture.
- the manufacturing equipment containing the components for vapor cell 130 is evacuated, after which the buffer gas is backfilled into chamber 138.
- the buffer gas is backfilled into chamber 138.
- the glass wafers which contain mobile ions such as sodium, are brought into contact with the silicon wafer, with an electrical contact to both the glass and silicon wafers.
- Both the glass and silicon wafers are heated to at least about 200 °C, and a glass wafer electrode is made negative, by at least about 200 V, with respect to the silicon wafer.
- This causes the sodium in the glass to move toward the negative electrode, and allows for more voltage to be dropped across the gaps between the glass and silicon, causing more intimate contact.
- oxygen ions are released from the glass and flow toward the silicon, helping to form a bridge between the silicon in the glass and the silicon in the silicon wafer, which forms a very strong bond.
- the anodic bonding process can be operated with a wide variety of background gases and pressures, from well above atmospheric to high vacuum. Higher gas pressures improve heat transfer, and speed up the process. In the case of Rb vapor cells, it is desirable to form a bond at as low a temperature as possible, in the presence of a buffer gas.
- the anodic bonding process can be is enhanced by applying a higher voltage during the bonding process, but higher voltage in the presence of a gas can cause arcing.
- Arcing is a function of the gas type, pressure and distance between electrodes. Arcing can be mitigated by creating a larger path to ground, thus increasing the potential needed to cause the arc.
- the gas type and pressure cannot be altered, then increasing the distance between electrodes can provide a way for applying higher voltage.
- This can be done by using a sacrificial glass wafer that is inserted between the upper glass wafer of the vapor cell and a high voltage source.
- the sacrificial glass wafer has a larger diameter than the vapor cell wafers. This allows for the applied voltage to be much higher at the start of the process, which provides for a much improved bonding environment.
- the applied higher voltage can be from about 800 volts to about 1200 volts.
- the sacrificial glass wafer is of the same type as the vapor cell glass wafers used to bond to silicon, and as such allows the passage of current through the mobile ions.
- the distance from the high voltage electrode and the top surface of the silicon wafer, which is near ground potential is increased. This allows for higher voltage bonding without arcing.
- the excess sodium that would normally pool on top of the upper glass wafer of the vapor cell is minimized, due to the ability of the sodium ions to pass into the sacrificial glass wafer. This almost eliminates the pitting normally seen on a glass wafer, creating a cleaner light path through the glass. Further details with respect to the sacrificial glass wafer are described hereafter with respect to Figure 5 .
- Figure 2 illustrates one embodiment of a vapor cell die 200 for a CSAC physics package that has been formed on a wafer layer.
- the vapor cell die 200 includes a silicon substrate 205 in which a first chamber 210, a second chamber 220, and at least one connecting pathway 215 have been formed.
- the chambers 210, 220, and pathway 215 are sealed within vapor cell die 200 between glass wafers (such as glass wafers 132, 134) using anodic bonding as described above.
- chamber 210 comprises part of the optical path for the physics package and needs to be kept free of contaminants and precipitates.
- the rubidium or other alkali metal (shown generally at 235) is deposited as a liquid or solid into chamber 220.
- the connecting pathway 215 establishes a "tortuous path" (illustrated generally at 230) for the alkali metal vapor molecules to travel from second chamber 220 to first chamber 210. Because of the dynamics of gas molecules, the alkali metal vapor molecules do not flow smoothly through pathway 215, but rather bounce off of the walls of pathway 215 and frequently stick to the walls.
- second chamber 220 is isolated from pathway 215 except for a shallow trench 245 to further slow migration of alkali metal vapor from the second chamber 220.
- the anodic bond joint starts at the locations between the wafers that are initially in contact and spreads out as the electrostatic potential brings the surfaces together. This lag of the bond front from one area to the next can lead to pressure differences if there is no path for gas to move out from between the wafers as the bond fronts move together. This can result in poor buffer gas uniformity in the fabricated vapor cells.
- a low melting temperature material like Rb requires the bonding to take place at as low a temperature as possible, otherwise the vapor generated can foul the bond surface.
- a high voltage needs to be applied as the wafers are heating, to allow the bond to form as soon as possible. This can result in vapor cells sealing at different times, and thus at different temperatures, which can also produce pressure differences in the fabricated vapor cells.
- the problem of poor buffer gas uniformity in fabricated vapor cells can be solved using the techniques discussed hereafter.
- vent channels are formed in a surface of the silicon wafer in order to provide pathways for gas to escape to a perimeter of the wafer during anodic bonding.
- Figure 3 shows a wafer 300 for fabricating vapor cells used in a CSAC.
- the wafer 300 includes a plurality of vapor cell dies 302 and interconnected vent channels 304 that surround vapor cell dies 302.
- the vapor cell dies 302 and vent channels 304 are located in an interior surface region 306 of wafer 300.
- the vent channels 304 can be formed with the same processes used to form vapor cell dies 302.
- the vent channels 304 provide at least one pathway for gas from each vapor cell die to travel outside of a perimeter 308 of wafer 300.
- the vent channels 304 allow gas toward the interior surface region 306 to be in substantially continuous pressure-equilibrium with gas outside of perimeter 308 during anodic bonding of glass wafers to opposing sides of wafer 300.
- the anodic bonding process is modified to continually ramp pressure upward as temperature (measured in degrees Kelvin, or degrees absolute) is ramped upward.
- anodic bonding of a first wafer such as a silicon wafer is carried out by increasing a temperature of the first wafer at predetermined rate during anodic bonding of the first wafer to a second wafer such as a glass wafer.
- the silicon wafer has a plurality of dies each with at least one chamber.
- a gas pressure between the first and second wafers is also increased at a predetermined rate while the temperature is increasing during anodic bonding.
- the pressure is increased from about 100 torr (13332.2 Pa) to about 600 torr (79993.2 Pa).
- the pressure can have a starting value of about 100-300 torr (13332.2-39996.6 Pa), and an ending value of about 500-600 torr (66661 - 79993.2 Pa).
- utilizing the vent channels in the wafer surface along with pressure ramping allows vapor cells that are sealed later in the process, and thus at higher temperature, to also have a higher gas pressure.
- the vapor cells sealed at a higher temperature will drop in pressure more than those sealed at a lower temperature.
- the later sealing vapor cells can be compensated so the final pressure of all vapor cells is about the same at room temperature.
- the ideal gas law ensures than n (the molar density of the gas in the cells) will remain constant across the wafer.
- FIG. 4 illustrates a CSAC physics package 400 according to another embodiment.
- the physics package 400 includes an enclosure 402, which houses various mechanical and electronic components of the CSAC. These components can be fabricated as wafer-level micro-electro-mechanical systems (MEMS) devices prior to assembly in physics package 400.
- the CSAC components in physics package 400 include a laser die 410 such as a vertical-cavity surface-emitting laser (VCSEL), a quarter wave plate 420 in optical communication with laser die 410, a vapor cell 430 in optical communication with quarter wave plate 420, and a first photodetector 440 in optical communication with vapor cell 430.
- a laser beam 412 emitted from laser die 410 is directed to pass through quarter wave plate 420 and vapor cell 430 to optical detector 440 during operation of the CSAC.
- the enclosure 402 includes a body 403 that defines a cavity 404 for holding the components of physics package 400.
- the enclosure 402 also includes a lid 405 configured to fit over cavity 404 to enclose the components therein.
- a solder 406 can be used to seal lid 405 to body 403.
- the cavity 404 is defined by a side surface 407 and a base surface 411 in body 403.
- the side surface 407 has a lower step 408 and an upper step 409, which along with base surface 411 support various components of the CSAC in a raised position as described further hereafter.
- the enclosure 402 can be made of a ceramic material such as a high temperature co-fired ceramic (HTCC) material, for example.
- HTCC high temperature co-fired ceramic
- the various components of physics package 400 are positioned at different levels within enclosure 402 by a set of scaffold structures.
- the scaffold structures generally include a membrane such as a tether suspended between a frame, and a stiffening member such as a die attached to the membrane.
- the frame and stiffening member can be composed of silicon and the membrane can be composed of polyimide, for example.
- a lower scaffold structure 450 is attached to base surface 411 in body 403.
- the lower scaffold structure 450 includes a scaffold die 452 coupled to a tether 454 that is attached to a frame 455.
- the laser die 410 is mounted to an upper surface of die 452 along with other electronic components, including a second photodetector 442 and a resistor 444 such as a surface mount technology (SMT) resistor.
- SMT surface mount technology
- a middle scaffold structure 460 includes a scaffold die 462 coupled to a tether 464 that is attached to a frame 465.
- the scaffold die 462 has an opening therethrough to permit passage of laser beam 412.
- the middle scaffold structure 460 has a tilting feature 466 on which quarter wave plate 420 is mounted, such as with an adhesive.
- quarter wave plate 420 can be mounted on tilting feature 466 at a preselected tilt angle with respect to the optical path of laser beam 412.
- the middle scaffold structure 460 has an upper surface 467 on which vapor cell 430 is mounted, such as with an adhesive.
- the middle scaffold structure 460 is attached to a spacer 470 on a lower surface 472 thereof with an adhesive such as an epoxy or other suitable attachment method.
- An upper scaffold structure 480 is positioned over spacer 470, and includes a scaffold die 482 coupled to a tether 484 that is attached to a frame 485.
- the photodetector 440 is attached to die 482 above vapor cell 430.
- the vapor cell 430 is also attached to die 482 through a plurality of solder balls 484, which keep photodetector 440 and vapor cell 430 spaced apart from each other.
- the upper scaffold structure 480 is attached to an upper surface 474 of spacer 470 with an adhesive such as an epoxy or other suitable attachment method.
- the spacer 470 which can be in the shape of a washer, defines an aperture 476 in which vapor cell 430 is located.
- the spacer 470 includes interconnect wiring 477 to provide electrical contacts for upper scaffold structure 480 and middle scaffold structure 460.
- the spacer 70 also includes magnetic coil windings 478 that provide a bias field for vapor cell 430.
- the spacer 470 is mounted to upper step 409 of enclosure 402 with an adhesive such as an epoxy.
- a plurality of metal stud bumps 479 such as gold stud bumps, provide electrical connections from spacer 470 to enclosure 402 and to scaffold structures 460, 480.
- the spacer 470 can be made of a ceramic material such as a low temperature co-fired ceramic (LTCC) material.
- LTCC low temperature co-fired ceramic
- the vapor cell 430 includes a pair of optically clear glass wafers, including a lower glass wafer 432 and an upper glass wafer 434 that are anodically bonded to opposing sides of a substrate such as a silicon wafer 436. At least one chamber 438 within vapor cell 430 provides an optical path between laser die 410 and photodetector 440 for laser beam 412.
- lower glass wafer 432 is initially anodically bonded to a base side of substrate 436, after which rubidium or other alkali metal is deposited into chamber 438.
- the upper glass wafer 434 is then anodically bonded to the opposing side of substrate 436 to form vapor cell 430.
- the bonding process is performed with the wafers glass 432, 434 and silicon wafer 436 either under high vacuum or optionally backfilled with a buffer gas.
- FIG. 5 shows a wafer configuration 500 used in the enhanced anionic bonding approach.
- a vapor cell 502 has been partially formed and includes a first wafer 504 such as a silicon wafer, and a second wafer 506 such as a glass wafer that is anodically bonded to one side of first wafer 504.
- a third wafer 508 such as a glass wafer is positioned on an opposing side of first wafer 504. As shown in Figure 5 , the first wafer 504, second wafer 506, and third wafer 508 all have substantially the same diameter D-1.
- a sacrificial wafer 510 such as a sacrificial glass wafer is inserted between third wafer 508 and a metallized bond plate 512 that connects to a high voltage source.
- the sacrificial wafer 510 has a diameter D-2 that is larger than diameter D-1.
- D-2 the distance from an exposed portion 514 of metallized bond plate 512 to the bonding surface of the silicon wafer, which is near ground potential, is increased.
- the diameter D-2 of sacrificial wafer 510 is sufficiently large so as to prevent arcing when third wafer 508 is anodically bonded to first wafer 504.
- FIG. 6 illustrates one embodiment of a vapor cell die 600 for a CSAC physics package that has been formed on a wafer layer.
- the vapor cell die 600 includes a substrate 605 such as a silicon substrate in which a first chamber 610, a second chamber 615, and at least one connecting pathway 620 have been formed.
- the chambers 610, 615, and pathway 620 can be sealed within vapor cell die 600 between glass wafers using anodic bonding as described above.
- the first chamber 610 comprises part of the optical path for the CSAC.
- the connecting pathway 620 establishes a "tortuous path" for the alkali metal vapor molecules to travel from second chamber 615 to first chamber 610.
- vent channels can be formed in a surface of the silicon wafer in order to provide pathways for gas to escape to a perimeter of the wafer during anodic bonding.
- Figure 7 illustrates another embodiment of this approach, in which a silicon wafer 700 is used for fabricating vapor cells.
- the wafer 700 includes a plurality of vapor cell dies 702 and interconnected vent channels 704 that surround vapor cell dies 702.
- the vapor cell dies 702 and vent channels 704 are located in an interior surface region 706 of wafer 700.
- the vent channels 704 can be formed with the same processes used to form vapor cell dies 702.
- vent channels 704 provide multiple pathways for gas from each vapor cell die to travel outside of a perimeter 708 of wafer 700.
- the vent channels 704 allow gas toward the interior surface region 706 to be in substantially continuous pressure-equilibrium with gas outside of perimeter 708 during anodic bonding of glass wafers to opposing sides of wafer 700.
Landscapes
- Life Sciences & Earth Sciences (AREA)
- Ecology (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Products (AREA)
- Micromachines (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Measuring Fluid Pressure (AREA)
Description
- This application is a continuation-in-part of
U.S. Application Serial No. 12/879,394, filed on September 10, 2010 61/301,497, filed on February 4, 2010 - The U.S. Government may have certain rights in the present invention as provided for by the terms of Government Contract prime number FA8650-07-C-1125 with the U.S. Air Force.
- Chip-Scale Atomic Clocks (CSACs) include vapor cells that contain vapors of an alkali metal such as rubidium (Rb). The vapor cells also typically contain a buffer gas, such as an argon-nitrogen buffer gas blend. The standard technique for fabricating the vapor cells involves anodically bonding two glass wafers on opposing sides of a silicon wafer having a plurality of cell structures that define cavities. The alkali metal vapor and buffer gas are trapped in the cavities of the cell structures between the two glass wafers.
- The anodic bond joint starts at the locations between the wafers that are initially in contact and spreads out as the electrostatic potential brings the surfaces together. This lag of the bond front from one area to the next can lead to pressure differences in the vapor cells. Additionally, the presence of a low boiling temperature material like Rb requires the bonding to take place at as low a temperature as possible, otherwise the vapor generated can foul the bond surface. Thus, a high voltage needs to be applied as the wafers are heating, to allow the bond to form as soon as possible. This can result in vapor cells sealing at different times, and thus at different temperatures, which can result in pressure differences in the vapor cells, even on cells that are fabricated side-by-side on the same wafer.
- Further, total thickness variations in the two glass wafers cause some of the vapor cells to become hermetically sealed before other vapor cells on the same set of wafers. This problem is further exacerbated in that the temperature is gradually ramped in the bonder equipment, driving some of the trapped gas out of vapor cells that bond late. In addition, there are no easy escape paths for buffer gas that gets trapped in regions that bond late, which can lead to pressure differences in the vapor cells.
- Lastly, due to the presence of the buffer gas, the voltage that is applied to accomplish anodic bonding can create a breakdown of the gas, causing a discharge or arc through the gas to ground, essentially shorting out the bonding process.
-
EP 1 591 846 A2 - A method of fabricating one or more vapor cells comprises forming one or more vapor cell dies in a first wafer having a first diameter, and anodically bonding a second wafer to a first side of the first wafer over the vapor cell dies, the second wafer having a second diameter. A third wafer is positioned over the vapor cell dies on a second side of the first wafer opposite from the second wafer, with the third wafer having a third diameter. A sacrificial wafer is placed over the third wafer, with the sacrificial wafer having a diameter that is larger than the first, second and third diameters. A metallized bond plate is located over the sacrificial wafer. The third wafer is anodically bonded to the second side of the first wafer when a voltage is applied to the metallized bond plate while the sacrificial wafer is in place.
- Features of the present invention will become apparent to those skilled in the art from the following description with reference to the drawings. Understanding that the drawings depict only typical embodiments and are not therefore to be considered limiting in scope, the invention will be described with additional specificity and detail through the use of the accompanying drawings, in which:
-
Figure 1 is a cross-sectional schematic depiction of a physics package for a chip-scale atomic clock that includes a vapor cell according to one embodiment; -
Figure 2 is a schematic diagram of one embodiment of a vapor cell die for a chip-scale atomic clock that has been formed on a wafer layer; -
Figure 3 is partial plan view of a wafer with a plurality of vapor cell dies and vent channels according to one embodiment; -
Figure 4 is a cross-sectional schematic depiction of a physics package for a chip-scale atomic clock that includes a vapor cell according to another embodiment; -
Figure 5 illustrates a wafer configuration for an anodic bonding process that employs a sacrificial wafer; -
Figure 6 is a schematic diagram of another embodiment of a vapor cell die for a chip-scale atomic clock that has been formed on a wafer layer; and -
Figure 7 is partial plan view of a wafer with a plurality of vapor cell dies and vent channels according to another embodiment. - In the following detailed description, embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. It is to be understood that other embodiments may be utilized without departing from the scope of the invention. The following detailed description is, therefore, not to be taken in a limiting sense.
- Fabrication techniques are provided for enhancing gas pressure uniformity in anodically bonded vapor cells used in Chip-Scale Atomic Clocks (CSACs). In general, the vapor cells are fabricated with a pair of optically clear glass wafers that are anodically bonded to opposing sides of a substrate such as a silicon wafer having a plurality of cell structures. The vapor cells are fabricated prior to assembly within a physics package for the CSAC.
- In one approach for enhancing gas pressure uniformity during vapor cell fabrication, a design feature is incorporated into a wafer surface that creates interconnected vent channels that provide a path from each vapor cell die in the wafer to the perimeter of the wafer. The vent channels allow gas near the interior of the wafer to be in substantially continuous pressure-equilibrium with gas outside of the wafer during anodic bonding. In another approach for enhancing gas pressure uniformity, the anodic bonding process is modified to continually ramp pressure upward as temperature is ramped upward.
- The foregoing approaches can be combined such that utilizing the vent channels in the silicon wafer surface along with pressure ramping allows vapor cells that are sealed later in the process, and thus at higher temperature, to also have a higher gas pressure. When cooled to room temperature, the vapor cells sealed at a higher temperature will drop in pressure more than those sealed at a lower temperature. With a higher gas pressure, the later sealing vapor cells can be compensated so the final pressure of all vapor cells is about the same at room temperature.
- Further details of the present fabrication techniques are described hereafter with reference to the drawings.
-
Figure 1 illustrates a CSACphysics package 100 according to one embodiment, which can employ a vapor cell fabricated according to the present approach. Thephysics package 100 includes anenclosure 102, which houses various mechanical and electronic components ofphysics package 100. These components can be fabricated as wafer-level micro-electro-mechanical systems (MEMS) devices prior to assembly inenclosure 102. In general, the CSAC components inphysics package 100 include a laser die 110 such as a vertical-cavity surface-emitting laser (VCSEL), aquarter wave plate 120 in optical communication withlaser die 110, avapor cell 130 in optical communication withquarter wave plate 120, and anoptical detector 140 in optical communication withvapor cell 130. - A
laser beam 112 emitted fromlaser die 110 is directed to pass throughquarter wave plate 120 andvapor cell 130 tooptical detector 140 during operation ofphysics package 100. As shown inFigure 1 ,quarter wave plate 120,vapor cell 130, andoptical detector 140 can be mounted withinpackage 102 at various tilt angles with respect to the optical path oflaser beam 112. Tilting these components reduces reflective coupling back into the VCSEL, enhancing CSAC stability. - The various components in
physics package 100 are positioned at different levels withinenclosure 102 by a set of scaffold structures. As shown inFigure 1 , alower scaffold 150 is attached to abase surface 104 inenclosure 102. Thelower scaffold 150 includes alower tier 152 that supportslaser die 110, amiddle tier 154 that supportsquarter wave plate 120 abovelaser die 110, and anupper tier 156 that supportsvapor cell 130 abovequarter wave plate 120. Anupper scaffold structure 160 is attached to atop surface 106 inenclosure 102. Theoptical detector 140 is affixed toupper scaffold structure 160 abovevapor cell 130. - The
vapor cell 130 includes a pair of opticallyclear wafers substrate 136 such as a silicon wafer. Exemplary glass wafers include Pyrex glass or similar glasses. At least onechamber 138 defined withinvapor cell 130 provides an optical path between laser die 110 andoptical detector 140 forlaser beam 112. - In one approach for fabricating
vapor cell 130 prior to assembly withinphysics package 100,wafer 132 is initially anodically bonded to a base side ofsubstrate 136, after which rubidium or other alkali metal (either in liquid or solid form) is deposited intochamber 138. Thewafer 134 is then anodically bonded to the opposing side ofsubstrate 136 to formvapor cell 130. Such bonding typically is accomplished at temperatures from about 250 °C to about 400 °C. The bonding process is performed with thewafers substrate 136, either under high vacuum or backfilled with a buffer gas, such as an argon-nitrogen gas mixture. When the buffer gas is used, the manufacturing equipment containing the components forvapor cell 130 is evacuated, after which the buffer gas is backfilled intochamber 138. Thus, when the bonding is completed to sealvapor cell 130, the alkali metal and any optional buffer gas are trapped withinchamber 138. - During the anodic bonding process, the glass wafers, which contain mobile ions such as sodium, are brought into contact with the silicon wafer, with an electrical contact to both the glass and silicon wafers. Both the glass and silicon wafers are heated to at least about 200 °C, and a glass wafer electrode is made negative, by at least about 200 V, with respect to the silicon wafer. This causes the sodium in the glass to move toward the negative electrode, and allows for more voltage to be dropped across the gaps between the glass and silicon, causing more intimate contact. At the same time, oxygen ions are released from the glass and flow toward the silicon, helping to form a bridge between the silicon in the glass and the silicon in the silicon wafer, which forms a very strong bond. The anodic bonding process can be operated with a wide variety of background gases and pressures, from well above atmospheric to high vacuum. Higher gas pressures improve heat transfer, and speed up the process. In the case of Rb vapor cells, it is desirable to form a bond at as low a temperature as possible, in the presence of a buffer gas.
- The anodic bonding process can be is enhanced by applying a higher voltage during the bonding process, but higher voltage in the presence of a gas can cause arcing. Arcing is a function of the gas type, pressure and distance between electrodes. Arcing can be mitigated by creating a larger path to ground, thus increasing the potential needed to cause the arc.
- If the gas type and pressure cannot be altered, then increasing the distance between electrodes can provide a way for applying higher voltage. This can be done by using a sacrificial glass wafer that is inserted between the upper glass wafer of the vapor cell and a high voltage source. The sacrificial glass wafer has a larger diameter than the vapor cell wafers. This allows for the applied voltage to be much higher at the start of the process, which provides for a much improved bonding environment. For example, the applied higher voltage can be from about 800 volts to about 1200 volts.
- The sacrificial glass wafer is of the same type as the vapor cell glass wafers used to bond to silicon, and as such allows the passage of current through the mobile ions. By using a larger diameter for the sacrificial wafer, the distance from the high voltage electrode and the top surface of the silicon wafer, which is near ground potential, is increased. This allows for higher voltage bonding without arcing. In addition, the excess sodium that would normally pool on top of the upper glass wafer of the vapor cell is minimized, due to the ability of the sodium ions to pass into the sacrificial glass wafer. This almost eliminates the pitting normally seen on a glass wafer, creating a cleaner light path through the glass. Further details with respect to the sacrificial glass wafer are described hereafter with respect to
Figure 5 . -
Figure 2 illustrates one embodiment of a vapor cell die 200 for a CSAC physics package that has been formed on a wafer layer. The vapor cell die 200 includes asilicon substrate 205 in which afirst chamber 210, asecond chamber 220, and at least one connectingpathway 215 have been formed. Thechambers pathway 215 are sealed within vapor cell die 200 between glass wafers (such asglass wafers 132, 134) using anodic bonding as described above. - For the embodiment shown in
Figure 2 ,chamber 210 comprises part of the optical path for the physics package and needs to be kept free of contaminants and precipitates. The rubidium or other alkali metal (shown generally at 235) is deposited as a liquid or solid intochamber 220. The connectingpathway 215 establishes a "tortuous path" (illustrated generally at 230) for the alkali metal vapor molecules to travel fromsecond chamber 220 tofirst chamber 210. Because of the dynamics of gas molecules, the alkali metal vapor molecules do not flow smoothly throughpathway 215, but rather bounce off of the walls ofpathway 215 and frequently stick to the walls. In one embodiment,second chamber 220 is isolated frompathway 215 except for ashallow trench 245 to further slow migration of alkali metal vapor from thesecond chamber 220. - Further details related to fabricating a suitable vapor cell for use in the CSAC physics package are described in
U.S. Application Serial No. 12/873,441, filed September 1, 2010 US 2011/0187464 A1 . - As discussed previously, the anodic bond joint starts at the locations between the wafers that are initially in contact and spreads out as the electrostatic potential brings the surfaces together. This lag of the bond front from one area to the next can lead to pressure differences if there is no path for gas to move out from between the wafers as the bond fronts move together. This can result in poor buffer gas uniformity in the fabricated vapor cells.
- Furthermore, using a low melting temperature material like Rb requires the bonding to take place at as low a temperature as possible, otherwise the vapor generated can foul the bond surface. Thus, a high voltage needs to be applied as the wafers are heating, to allow the bond to form as soon as possible. This can result in vapor cells sealing at different times, and thus at different temperatures, which can also produce pressure differences in the fabricated vapor cells. The problem of poor buffer gas uniformity in fabricated vapor cells can be solved using the techniques discussed hereafter.
- In one approach, vent channels are formed in a surface of the silicon wafer in order to provide pathways for gas to escape to a perimeter of the wafer during anodic bonding. This approach is illustrated in
Figure 3 , which shows awafer 300 for fabricating vapor cells used in a CSAC. Thewafer 300 includes a plurality of vapor cell dies 302 andinterconnected vent channels 304 that surround vapor cell dies 302. The vapor cell dies 302 and ventchannels 304 are located in aninterior surface region 306 ofwafer 300. Thevent channels 304 can be formed with the same processes used to form vapor cell dies 302. - The
vent channels 304 provide at least one pathway for gas from each vapor cell die to travel outside of aperimeter 308 ofwafer 300. Thevent channels 304 allow gas toward theinterior surface region 306 to be in substantially continuous pressure-equilibrium with gas outside ofperimeter 308 during anodic bonding of glass wafers to opposing sides ofwafer 300. - In another approach for enhancing gas pressure uniformity, the anodic bonding process is modified to continually ramp pressure upward as temperature (measured in degrees Kelvin, or degrees absolute) is ramped upward. In this approach, anodic bonding of a first wafer such as a silicon wafer is carried out by increasing a temperature of the first wafer at predetermined rate during anodic bonding of the first wafer to a second wafer such as a glass wafer. The silicon wafer has a plurality of dies each with at least one chamber. A gas pressure between the first and second wafers is also increased at a predetermined rate while the temperature is increasing during anodic bonding.
- For example, in one implementation, as the temperature is increased from about 150 °C (423 °K) to about 250 °C (523 °K) during anodic bonding, the pressure is increased from about 100 torr (13332.2 Pa) to about 600 torr (79993.2 Pa). In another example, the pressure can have a starting value of about 100-300 torr (13332.2-39996.6 Pa), and an ending value of about 500-600 torr (66661 - 79993.2 Pa).
- The foregoing approaches can be combined such that utilizing the vent channels in the wafer surface along with pressure ramping allows vapor cells that are sealed later in the process, and thus at higher temperature, to also have a higher gas pressure. When cooled to room temperature, the vapor cells sealed at a higher temperature will drop in pressure more than those sealed at a lower temperature. With a higher gas pressure, the later sealing vapor cells can be compensated so the final pressure of all vapor cells is about the same at room temperature. By keeping the ratio of the pressure to the temperature constant, the ideal gas law ensures than n (the molar density of the gas in the cells) will remain constant across the wafer.
-
Figure 4 illustrates aCSAC physics package 400 according to another embodiment. Thephysics package 400 includes anenclosure 402, which houses various mechanical and electronic components of the CSAC. These components can be fabricated as wafer-level micro-electro-mechanical systems (MEMS) devices prior to assembly inphysics package 400. In general, the CSAC components inphysics package 400 include alaser die 410 such as a vertical-cavity surface-emitting laser (VCSEL), aquarter wave plate 420 in optical communication with laser die 410, avapor cell 430 in optical communication withquarter wave plate 420, and afirst photodetector 440 in optical communication withvapor cell 430. Alaser beam 412 emitted from laser die 410 is directed to pass throughquarter wave plate 420 andvapor cell 430 tooptical detector 440 during operation of the CSAC. - The
enclosure 402 includes abody 403 that defines acavity 404 for holding the components ofphysics package 400. Theenclosure 402 also includes alid 405 configured to fit overcavity 404 to enclose the components therein. Asolder 406 can be used to seallid 405 tobody 403. Thecavity 404 is defined by aside surface 407 and abase surface 411 inbody 403. Theside surface 407 has alower step 408 and anupper step 409, which along withbase surface 411 support various components of the CSAC in a raised position as described further hereafter. Theenclosure 402 can be made of a ceramic material such as a high temperature co-fired ceramic (HTCC) material, for example. - The various components of
physics package 400 are positioned at different levels withinenclosure 402 by a set of scaffold structures. The scaffold structures generally include a membrane such as a tether suspended between a frame, and a stiffening member such as a die attached to the membrane. The frame and stiffening member can be composed of silicon and the membrane can be composed of polyimide, for example. - As shown in
Figure 4 , alower scaffold structure 450 is attached tobase surface 411 inbody 403. Thelower scaffold structure 450 includes a scaffold die 452 coupled to atether 454 that is attached to aframe 455. The laser die 410 is mounted to an upper surface ofdie 452 along with other electronic components, including asecond photodetector 442 and aresistor 444 such as a surface mount technology (SMT) resistor. Thelower scaffold structure 450 and components thereon are electrically connected tobody 403 through a plurality ofwire bonds 456 connected to respective pads onlower step 408. - A
middle scaffold structure 460 includes a scaffold die 462 coupled to a tether 464 that is attached to aframe 465. The scaffold die 462 has an opening therethrough to permit passage oflaser beam 412. Themiddle scaffold structure 460 has atilting feature 466 on whichquarter wave plate 420 is mounted, such as with an adhesive. As shown inFigure 4 ,quarter wave plate 420 can be mounted on tiltingfeature 466 at a preselected tilt angle with respect to the optical path oflaser beam 412. Themiddle scaffold structure 460 has anupper surface 467 on whichvapor cell 430 is mounted, such as with an adhesive. Themiddle scaffold structure 460 is attached to aspacer 470 on alower surface 472 thereof with an adhesive such as an epoxy or other suitable attachment method. - An
upper scaffold structure 480 is positioned overspacer 470, and includes a scaffold die 482 coupled to atether 484 that is attached to aframe 485. Thephotodetector 440 is attached to die 482 abovevapor cell 430. Thevapor cell 430 is also attached to die 482 through a plurality ofsolder balls 484, which keepphotodetector 440 andvapor cell 430 spaced apart from each other. Theupper scaffold structure 480 is attached to anupper surface 474 ofspacer 470 with an adhesive such as an epoxy or other suitable attachment method. - The
spacer 470, which can be in the shape of a washer, defines anaperture 476 in whichvapor cell 430 is located. Thespacer 470 includesinterconnect wiring 477 to provide electrical contacts forupper scaffold structure 480 andmiddle scaffold structure 460. The spacer 70 also includesmagnetic coil windings 478 that provide a bias field forvapor cell 430. Thespacer 470 is mounted toupper step 409 ofenclosure 402 with an adhesive such as an epoxy. A plurality of metal stud bumps 479, such as gold stud bumps, provide electrical connections fromspacer 470 toenclosure 402 and to scaffoldstructures spacer 470 can be made of a ceramic material such as a low temperature co-fired ceramic (LTCC) material. - The
vapor cell 430 includes a pair of optically clear glass wafers, including alower glass wafer 432 and anupper glass wafer 434 that are anodically bonded to opposing sides of a substrate such as asilicon wafer 436. At least onechamber 438 withinvapor cell 430 provides an optical path between laser die 410 andphotodetector 440 forlaser beam 412. - In fabricating
vapor cell 430 prior to assembly withinenclosure 402,lower glass wafer 432 is initially anodically bonded to a base side ofsubstrate 436, after which rubidium or other alkali metal is deposited intochamber 438. Theupper glass wafer 434 is then anodically bonded to the opposing side ofsubstrate 436 to formvapor cell 430. The bonding process is performed with thewafers glass silicon wafer 436 either under high vacuum or optionally backfilled with a buffer gas. When the bonding is completed to sealvapor cell 430, the alkali metal and any optional buffer gas are trapped withinchamber 438. - As discussed previously above, the anodic bonding of the glass wafers can be enhanced by using a sacrificial glass wafer that is inserted between the upper glass wafer of the vapor cell and a high voltage source.
Figure 5 shows awafer configuration 500 used in the enhanced anionic bonding approach. Avapor cell 502 has been partially formed and includes afirst wafer 504 such as a silicon wafer, and asecond wafer 506 such as a glass wafer that is anodically bonded to one side offirst wafer 504. Athird wafer 508 such as a glass wafer is positioned on an opposing side offirst wafer 504. As shown inFigure 5 , thefirst wafer 504,second wafer 506, andthird wafer 508 all have substantially the same diameter D-1. - A
sacrificial wafer 510 such as a sacrificial glass wafer is inserted betweenthird wafer 508 and a metallizedbond plate 512 that connects to a high voltage source. Thesacrificial wafer 510 has a diameter D-2 that is larger than diameter D-1. By using a larger diameter for the sacrificial wafer, the distance from an exposedportion 514 of metallizedbond plate 512 to the bonding surface of the silicon wafer, which is near ground potential, is increased. The diameter D-2 ofsacrificial wafer 510 is sufficiently large so as to prevent arcing whenthird wafer 508 is anodically bonded tofirst wafer 504. -
Figure 6 illustrates one embodiment of a vapor cell die 600 for a CSAC physics package that has been formed on a wafer layer. The vapor cell die 600 includes asubstrate 605 such as a silicon substrate in which afirst chamber 610, asecond chamber 615, and at least one connectingpathway 620 have been formed. Thechambers pathway 620 can be sealed within vapor cell die 600 between glass wafers using anodic bonding as described above. Thefirst chamber 610 comprises part of the optical path for the CSAC. The connectingpathway 620 establishes a "tortuous path" for the alkali metal vapor molecules to travel fromsecond chamber 615 tofirst chamber 610. - As described previously, vent channels can be formed in a surface of the silicon wafer in order to provide pathways for gas to escape to a perimeter of the wafer during anodic bonding.
Figure 7 illustrates another embodiment of this approach, in which asilicon wafer 700 is used for fabricating vapor cells. Thewafer 700 includes a plurality of vapor cell dies 702 andinterconnected vent channels 704 that surround vapor cell dies 702. The vapor cell dies 702 and ventchannels 704 are located in aninterior surface region 706 ofwafer 700. Thevent channels 704 can be formed with the same processes used to form vapor cell dies 702. - The
vent channels 704 provide multiple pathways for gas from each vapor cell die to travel outside of aperimeter 708 ofwafer 700. Thevent channels 704 allow gas toward theinterior surface region 706 to be in substantially continuous pressure-equilibrium with gas outside ofperimeter 708 during anodic bonding of glass wafers to opposing sides ofwafer 700. -
- Example 1 includes a method of fabricating one or more vapor cells, the method comprising forming one or more vapor cell dies in a first wafer having an interior surface region and a perimeter, the first wafer having a first diameter; anodically bonding a second wafer to a first side of the first wafer over the vapor cell dies, the second wafer having a second diameter; positioning a third wafer over the vapor cell dies on a second side of the first wafer opposite from the second wafer, the third wafer having a third diameter; placing a sacrificial wafer over the third wafer, the sacrificial wafer having a diameter that is larger than the first, second and third diameters; locating a metallized bond plate over the sacrificial wafer; and anodically bonding the third wafer to the second side of the first wafer when a voltage is applied to the metallized bond plate while the sacrificial wafer is in place.
- Example 2 includes the method of Example 1, wherein the first wafer comprises a silicon wafer, and the second and third wafers each comprise a glass wafer.
- Example 3 includes the method of any of Examples 1 and 2, wherein the sacrificial wafer comprises a glass wafer.
- Example 4 includes the method of any of Examples 1-3, wherein the diameter of the sacrificial wafer is sufficiently large to prevent arcing when the voltage is applied to the metallized bond plate.
- Example 5 includes the method of any of Examples 1-4, and further comprising forming one or more interconnected vent channels in the first wafer, the vent channels providing at least one pathway for gas from the one or more vapor cell dies to travel outside of the perimeter of the first wafer.
- Example 6 includes the method of Example 5, wherein the vent channels allow gas toward the interior surface region of the first wafer to be in substantially continuous pressure-equilibrium with gas outside of the perimeter of the first wafer during the anodic bonding of the second and third wafers to the first wafer.
- Example 7 includes the method of any of Examples 1-6, wherein the one or more vapor cells are configured for a chip-scale atomic clock physics package.
- Example 8 includes the method of any of Examples 1-7, wherein the one or more vapor cell dies each comprise a substrate having a first chamber, a second chamber, and at least one connecting pathway between the first and second chambers.
- Example 9 includes the method of any of Examples 1-8, wherein during the anodic bonding, a temperature of the first wafer is ramped upward at a predetermined rate.
- Example 10 includes the method of Example 9, wherein a gas pressure is ramped upward at a predetermined rate while the temperature is ramped upward.
- Example 11 includes the method of Example 10, wherein the gas pressure is ramped upward from about 100 torr to about 600 torr during the anodic bonding.
- Example 12 includes a wafer configuration for fabricating vapor cells that comprises a first wafer comprising a plurality of vapor cell dies, the first wafer having an interior surface region and a perimeter, the first wafer having a first diameter. A second wafer is anodically bonded to a first side of the first wafer over the vapor cell dies, with the second wafer having a second diameter that is substantially the same as the first diameter. A third wafer is located over the vapor cell dies on a second side of the first wafer opposite from the second wafer, the third wafer having a third diameter that is substantially the same as the first and second diameters. A sacrificial wafer is located over the third wafer, the sacrificial wafer having a diameter that is larger than the first, second and third diameters. The diameter of the sacrificial wafer is sufficiently large to prevent arcing when the third wafer is anodically bonded to the first wafer.
- Example 13 includes the wafer configuration of Example 12, wherein the first wafer comprises a silicon wafer, and the second and third wafers each comprise a glass wafer.
- Example 14 includes the wafer configuration of any of Examples 12 and 13, wherein the sacrificial wafer comprises a glass wafer.
- Example 15 includes the wafer configuration of any of Examples 12-14, further comprising a plurality of interconnected vent channels in the first wafer, the vent channels providing at least one pathway for gas from the vapor cell dies to travel outside of the perimeter of the first wafer.
- Example 16 includes the wafer configuration of Example 15, wherein the vent channels allow gas toward the interior surface region of the first wafer to be in substantially continuous pressure-equilibrium with gas outside of the perimeter of the first wafer when the second and third wafers are anodically bonded to the first wafer.
- Example 17 includes the wafer configuration of any of Examples 12-16, wherein the sacrificial wafer is located between the third wafer and a metallized bond plate.
- Example 18 includes the wafer configuration of any of Examples 12-17, wherein the vapor cells dies are configured for a chip-scale atomic clock physics package.
- Example 19 includes the wafer configuration of any of Examples 12-18, wherein the vapor cell dies each comprise a substrate having a first chamber, a second chamber, and at least one connecting pathway between the first and second chambers.
- Example 20 includes a method of fabricating a plurality of vapor cells, the method comprising forming a plurality of vapor cell dies in a silicon wafer having a first diameter; anodically bonding a first glass wafer to a first side of the silicon wafer over the vapor cell dies, the first glass wafer having a second diameter that is substantially the same as the first diameter; positioning a second glass wafer over the vapor cell dies on a second side of the silicon wafer opposite from the first glass wafer, the second glass wafer having a third diameter that is substantially the same as the first and second diameters; placing a sacrificial glass wafer over the second glass wafer, the sacrificial glass wafer having a diameter that is larger than the first, second, and third diameters; locating a metallized bond plate over the sacrificial glass wafer; and anodically bonding the second glass wafer to the second side of the silicon wafer when a voltage is applied to the metallized bond plate while the sacrificial glass wafer is in place, the diameter of the sacrificial glass wafer sufficiently large to prevent arcing when the voltage is applied to the metallized bond plate.
- The present invention may be embodied in other specific forms without departing from its essential characteristics. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is therefore defined by the appended claims.
Claims (10)
- A method of fabricating one or more vapor cells, (430; 502), the method comprising:forming one or more vapor cell dies (200; 302; 600; 702) in a first wafer (504) having an interior surface region and a perimeter, the first wafer having a first diameter (D-1);anodically bonding a second wafer (506) to a first side of the first wafer (504) over the vapor cell dies, the second wafer (506) having a second diameter (D-1);positioning a third wafer (508) over the vapor cell dies on a second side of the first wafer (504) opposite from the second wafer (506), the third wafer (508) having a third diameter (D-1);placing a sacrificial wafer (510) over the third wafer (508), the sacrificial wafer (510) having a diameter (D-2) that is larger than the first, second and third diameters;locating a metallized bond plate (512) over the sacrificial wafer (510); andanodically bonding the third wafer (508) to the second side of the first wafer (504) when a voltage is applied to the metallized bond plate (512) while the sacrificial wafer (510) is in place.
- The method of claim 1, wherein the first wafer (504) comprises a silicon wafer, the second and third wafers (506; 508) each comprise a glass wafer, and the sacrificial wafer(510) comprises a glass wafer.
- The method of claim 1, wherein the diameter of the sacrificial wafer (510) is sufficiently large to prevent arcing when the voltage is applied to the metallized bond plate (512).
- The method of claim 1, further comprising forming one or more interconnected vent channels (304; 704) in the first wafer, the vent channels (304; 704) providing at least one pathway for gas from the one or more vapor cell dies (302; 702) to travel outside of the perimeter of the first wafer.
- The method of claim 4, wherein the vent channels (704) allow gas toward the interior surface region of the first wafer to be in substantially continuous pressure-equilibrium with gas outside of the perimeter of the first wafer during the anodic bonding of the second and third wafers to the first wafer.
- The method of claim 1, wherein the one or more vapor cells are configured for a chip-scale atomic clock physics package (100; 400).
- The method of claim 1, wherein the one or more vapor cell dies each comprise a substrate having a first chamber (210; 610), a second chamber (220; 615), and at least one connecting pathway (215; 620) between the first and second chambers.
- The method of claim 1, wherein during the anodic bonding, a temperature of the first wafer (504) is ramped upward at a predetermined rate, and a gas pressure is ramped upward at a predetermined rate while the temperature is ramped upward.
- A wafer configuration (500) for fabricating vapor cells (430, 502), comprising:a first wafer (504) comprising a plurality of vapor cell dies, (200; 302; 600; 702), the first wafer (504) having an interior surface region and a perimeter, the first wafer (504) having a first diameter (D-1);a second wafer (506) anodically bonded to a first side of the first wafer (504) over the vapor cell dies, the second wafer (506) having a second diameter (D-1) that is substantially the same as the first diameter;a third wafer (508) located over the vapor cell dies on a second side of the first wafer(504) opposite from the second wafer (506), the third wafer (508), having a third diameter (D-1) that is substantially the same as the first and second diameters; anda sacrificial wafer (510) located over the third wafer (508), the sacrificial wafer (510) having a diameter (D-2) that is larger than the first, second and third diameters;wherein the diameter (D-2) of the sacrificial wafer (510) is sufficiently large to prevent arcing when the third wafer is anodically bonded to the first wafer (504).
- The wafer configuration of claim 9, further comprising a metallized bond plate (512), wherein the sacrificial wafer (510) is located between the third wafer (508) and the metallized bond plate (512).
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/662,850 US8941442B2 (en) | 2010-02-04 | 2012-10-29 | Fabrication techniques to enhance pressure uniformity in anodically bonded vapor cells |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2746876A2 EP2746876A2 (en) | 2014-06-25 |
EP2746876A3 EP2746876A3 (en) | 2018-01-10 |
EP2746876B1 true EP2746876B1 (en) | 2019-04-10 |
Family
ID=49028964
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP13181421.2A Active EP2746876B1 (en) | 2012-10-29 | 2013-08-22 | Fabrication techniques to enhance pressure uniformity in anodically bonded vapor cells and corresponding wafer structure |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP2746876B1 (en) |
JP (1) | JP6198522B2 (en) |
CN (1) | CN103792838B (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6488599B2 (en) | 2014-09-08 | 2019-03-27 | セイコーエプソン株式会社 | Quantum interferometer, atomic cell manufacturing method, and electronic apparatus |
JP6852377B2 (en) * | 2016-12-12 | 2021-03-31 | 株式会社村田製作所 | Atomic oscillators and electronics |
CN107128871B (en) * | 2017-05-10 | 2019-04-05 | 中国电子科技集团公司第四十九研究所 | A kind of physical package part and its packaging method based on MEMS Atom Chip |
US10544039B2 (en) * | 2017-09-08 | 2020-01-28 | Texas Instruments Incorporated | Methods for depositing a measured amount of a species in a sealed cavity |
JP2019165332A (en) * | 2018-03-19 | 2019-09-26 | 株式会社リコー | Electronic device and atomic oscillator |
JP7232510B2 (en) * | 2019-01-31 | 2023-03-03 | 国立研究開発法人情報通信研究機構 | quantum optics |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005016965A (en) * | 2003-06-23 | 2005-01-20 | Sumitomo Precision Prod Co Ltd | Package and manufacturing method thereof, vibrating gyroscope and manufacturing method thereof |
US7400207B2 (en) * | 2004-01-06 | 2008-07-15 | Sarnoff Corporation | Anodically bonded cell, method for making same and systems incorporating same |
US7292111B2 (en) * | 2004-04-26 | 2007-11-06 | Northrop Grumman Corporation | Middle layer of die structure that comprises a cavity that holds an alkali metal |
US20060022761A1 (en) * | 2004-07-16 | 2006-02-02 | Abeles Joseph H | Chip-scale atomic clock (CSAC) and method for making same |
JP5121493B2 (en) * | 2008-02-21 | 2013-01-16 | セイコーインスツル株式会社 | Method for manufacturing piezoelectric vibrator |
JP2009212416A (en) * | 2008-03-06 | 2009-09-17 | Epson Toyocom Corp | Method of manufacturing gas cell, and gas cell |
JP2009215099A (en) * | 2008-03-10 | 2009-09-24 | Konica Minolta Holdings Inc | Anode bonding method and method for manufacturing droplet delivery head |
CN101407372B (en) * | 2008-11-07 | 2011-01-12 | 清华大学 | Method for manufacturing atomic vapour bubble |
CN101598772B (en) * | 2009-06-26 | 2011-12-07 | 中北大学 | Micro atom steam bubble making method |
JP5421690B2 (en) * | 2009-08-12 | 2014-02-19 | セイコーインスツル株式会社 | Package manufacturing method |
US8299860B2 (en) * | 2010-02-04 | 2012-10-30 | Honeywell International Inc. | Fabrication techniques to enhance pressure uniformity in anodically bonded vapor cells |
US8242851B2 (en) * | 2010-02-04 | 2012-08-14 | Honeywell International Inc. | Processes for stabilizing a VCSEL in a chip-scale atomic clock |
US20110187464A1 (en) * | 2010-02-04 | 2011-08-04 | Honeywell International Inc. | Apparatus and methods for alkali vapor cells |
JP2012191138A (en) * | 2011-03-14 | 2012-10-04 | Seiko Epson Corp | Gas cell unit, atomic oscillator and electronic apparatus |
-
2013
- 2013-08-22 EP EP13181421.2A patent/EP2746876B1/en active Active
- 2013-08-27 JP JP2013175327A patent/JP6198522B2/en active Active
- 2013-08-29 CN CN201310383281.9A patent/CN103792838B/en active Active
Non-Patent Citations (1)
Title |
---|
None * |
Also Published As
Publication number | Publication date |
---|---|
EP2746876A2 (en) | 2014-06-25 |
JP6198522B2 (en) | 2017-09-20 |
EP2746876A3 (en) | 2018-01-10 |
CN103792838A (en) | 2014-05-14 |
JP2014088308A (en) | 2014-05-15 |
CN103792838B (en) | 2017-08-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2362281B1 (en) | Fabrication techniques to enhance pressure uniformity in anodically bonded vapor cells | |
US8941442B2 (en) | Fabrication techniques to enhance pressure uniformity in anodically bonded vapor cells | |
EP2746876B1 (en) | Fabrication techniques to enhance pressure uniformity in anodically bonded vapor cells and corresponding wafer structure | |
EP1591846B1 (en) | Middle layer of die structure that comprises a cavity that holds an alkali metal | |
US6900702B2 (en) | MEMS frequency standard for devices such as atomic clock | |
US7204737B2 (en) | Hermetically sealed microdevice with getter shield | |
US10266392B2 (en) | Environment-resistant module, micropackage and methods of manufacturing same | |
KR20160053935A (en) | Method of wafer-level hermetic packaging with vertical feedthroughs | |
US6939778B2 (en) | Method of joining an insulator element to a substrate | |
US7524704B2 (en) | Method for encapsulating a component, especially an electric or electronic component, by means of an improved solder seam | |
US9718674B2 (en) | Thin capping for MEMS devices | |
Du et al. | CMOS compatible hermetic packages based on localized fusion bonding of fused silica | |
KR101529543B1 (en) | VACUUM PACKAGING METHOD FOR Micro Electro-Mechanical System Devices | |
JP2010243365A (en) | Manufacturing method of infrared sensor apparatus | |
EP4375232A1 (en) | Method for bonding a microelectromechanical device | |
Yufeng et al. | MEMS vacuum packaging technology and applications | |
EP2736071B1 (en) | Wafer level package with getter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20130822 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: HONEYWELL INTERNATIONAL INC. |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
AX | Request for extension of the european patent |
Extension state: BA ME |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G04F 5/14 20060101AFI20171201BHEP |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20181016 |
|
GRAJ | Information related to disapproval of communication of intention to grant by the applicant or resumption of examination proceedings by the epo deleted |
Free format text: ORIGINAL CODE: EPIDOSDIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: REQUEST FOR EXAMINATION WAS MADE |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
INTG | Intention to grant announced |
Effective date: 20190222 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1119537 Country of ref document: AT Kind code of ref document: T Effective date: 20190415 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602013053574 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20190410 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1119537 Country of ref document: AT Kind code of ref document: T Effective date: 20190410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190710 Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190910 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190710 Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190711 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190810 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602013053574 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 602013053574 Country of ref document: DE |
|
26N | No opposition filed |
Effective date: 20200113 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20190822 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190822 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190831 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190831 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20190831 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190822 Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20200303 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190822 Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190831 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20130822 Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190410 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230525 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20230824 Year of fee payment: 11 |