EP2470976A2 - Method and system for display output stutter - Google Patents
Method and system for display output stutterInfo
- Publication number
- EP2470976A2 EP2470976A2 EP10824532A EP10824532A EP2470976A2 EP 2470976 A2 EP2470976 A2 EP 2470976A2 EP 10824532 A EP10824532 A EP 10824532A EP 10824532 A EP10824532 A EP 10824532A EP 2470976 A2 EP2470976 A2 EP 2470976A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- interface
- data
- display
- video frame
- timing controller
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 36
- 208000003028 Stuttering Diseases 0.000 title claims description 34
- 238000012546 transfer Methods 0.000 claims abstract description 22
- 230000008014 freezing Effects 0.000 claims description 5
- 238000007710 freezing Methods 0.000 claims description 5
- 230000004913 activation Effects 0.000 claims description 4
- 230000008878 coupling Effects 0.000 claims 1
- 238000010168 coupling process Methods 0.000 claims 1
- 238000005859 coupling reaction Methods 0.000 claims 1
- 238000012545 processing Methods 0.000 description 12
- 230000005540 biological transmission Effects 0.000 description 10
- 230000008569 process Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000011084 recovery Methods 0.000 description 3
- 230000007704 transition Effects 0.000 description 3
- 230000006835 compression Effects 0.000 description 2
- 238000007906 compression Methods 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000011664 signaling Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 238000009432 framing Methods 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000009877 rendering Methods 0.000 description 1
- 239000010409 thin film Substances 0.000 description 1
- 238000012549 training Methods 0.000 description 1
- 230000000007 visual effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3253—Power saving in bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3265—Power saving in display device
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Definitions
- the present invention relates generally to reducing the power consumption of video display devices.
- Laptop computers for example, have limited battery life, and therefore conserving power on such devices is particularly important.
- Display of video consumes substantial amounts of power in devices such as laptops.
- the degree of power consumption of video display devices is affected by a number of factors, including, display size, display clock rate, display resolution, brightness, display enhancements such as backlit display, type of graphic processor, connection between graphics processor and the display, etc.
- Efforts to better utilize available battery power related to the display device include actively managing the brightness, backlighting, display clock rate, power-saving modes for the display, etc. However, such measures of active management can reduce functionality and/or availability of resources to the user.
- Another technique to reduce power consumption and extend battery life is to maintain the interface between the graphics processing device and the display device at slower rates.
- the overall savings in power achieved by slowing the interface if at all, may not be significant.
- Video is generally transferred between devices in a frame-based format.
- a video encoder would encode a frame of video and then transmit it.
- a video display device will receive and display an entire frame before data from the next frame is rendered and displayed. Sophisticated techniques exist for rendering the display of a frame on a screen so that various quality and performance criteria are satisfied.
- a method for reducing power consumption of a data transfer interface between a first device and a second device includes, identifying a free interval between a first data and a second data, disabling the data transfer interface during the free interval, enabling the data transfer interface at the end of the free interval, and transmitting the second data.
- the method may also include a step of notifying the second device that the data transfer interface is being temporarily disabled.
- Another embodiment includes the transfer of display data (or video frames) over an interface, such as, a DisplayPort interface, between a graphics controller device and a timing controller device in a computer system.
- the free interval may be a blanking interval between video frames.
- a method for use in a timing controller device for reducing the power consumption in a display includes, receiving an indication from a graphics controller that an interface will be temporarily shutdown, and freezing a display displaying a first video frame.
- the method for used in a timing controller may also include a step of receiving a second video frame for displaying in the display.
- the second video frame may be an activation indication that represents the re-enabling of the previously disabled interface.
- a graphics controller apparatus includes, an output stutter control module configured to identify a blanking interval between a first and a second video frame, notify a display controller that an interface between the graphics controller and the timing controller will be shut down temporarily, disable the interface during the blanking interval, and enable the interface at the end of the blanking interval.
- a timing controller apparatus includes, a receiver output stutter control module configured to receive an indication from a graphics controller that an interface will be temporarily shutdown, and to freeze a display displaying a first video frame.
- the receiver output stutter control module may be further configured to receive a second video frame for displaying in the display.
- the second video frame can be an activation indication corresponding to a re-enabling of the previously disabled interface.
- FIG. 1 shows a system, according to an embodiment of the present invention.
- FIG. 2 is a graphics controller device according to an embodiment of the present invention.
- FIG. 3 is a timing controller device according to an embodiment of the present invention.
- FIG. 4 is a flowchart showing steps in a process implemented in the graphics controller device according to an embodiment of the present invention.
- FIG. 5 is a flowchart showing steps in a process implemented in the timing controller device according to an embodiment of the present invention.
- Embodiment of the present invention may enable substantial power savings in the display of video in various display devices. While the present invention is described herein with illustrative embodiments for particular apphcations, it should be understood that the invention is not limited thereto. Those skilled in the art with access to the teachings provided herein will recognize additional modifications, applications, and embodiments within the scope thereof and additional fields in which the invention would be of significant utility.
- Embodiments of the present invention may be used in any computer system or computing device where an interface is operated between a graphics controller device and a display device.
- embodiments may include computers including laptop computers, personal computers, or any other computer with a display terminal, game platforms, entertainment platforms, personal digital assistants, and video platforms including, such as, flat-panel television displays.
- the display device e.g., laptop display
- laptop computers are an example where embodiments of the present invention may be most beneficial.
- the limited battery power capacity of devices such as laptops increases the importance of techniques that can save power, and therefore can yield extended battery life.
- Example devices in which embodiments of the present invention can be advantageously implemented include laptop computer displays, all-in-one personal computers, television displays, and applications of embedded DisplayPort interface.
- Embodiments of the present invention take advantage of the frame-by-frame transmission of video data over an interface between a graphics controller device and a timing controller device.
- Embodiments of the present invention can result in substantial advantages over the conventional methods of preserving battery power by, for example, running the interface to the timing controller device at a slower rate. For example, in transmitting a fixed amount of video data (e.g., a fixed number of video frames) across the interface between the graphics controller device and a timing controller device, slowing the rate of operation of the interface may not reduce the total amount of power consumed.
- Embodiments of the present invention in contrast to conventional methods, can enable and disable the interface between the graphics controller device and a timing controller device such that the interface is disabled for the duration of the interval between frames.
- the interface can be run at maximum transfer speed for the duration of transferring one frame, and completely shutdown for the duration of the blanking interval between two frames.
- FIG. 1 is system according to an embodiment of the present invention.
- GUI 100 includes a graphics controller device 101, a timing controller device 102, and display device 103.
- Graphics controller device 101 is coupled to timing controller device 102 with an interface 104.
- Timing controller 102 is coupled to display device 103 with an interface 105.
- Graphics controller device 101 may be coupled to numerous other hardware or software components in, for example, a computer system. Graphics controller device 101 may be a dedicated graphics card that plugs into the motherboard of a computer system, a part of another component card that plugs into the motherboard, or an integrated part of the motherboard. For example, graphics controller device 101 may plug into a Peripheral Component Interface (PCI) bus through which the central processor unit (CPU) of the computer system connects to other components of the computer system. Receiving of video from an external source (not shown), creation and/or editing of video may take place in graphics controller device 101. The video created and/or edited or otherwise processed in graphics controller device 101 is then framed for transmission to timing controller device 102. More details of device 101 are described below with respect to FIG. 2.
- PCI Peripheral Component Interface
- Interface 104 between graphics controller device 101 and timing controller 102 may include a data path as well as a path for control signals.
- interface 104 may be implemented as a ribbon-cable connecting graphics controller device 101, for example, included in the motherboard of laptop computer, and timing control device 102, for example, included in the display of a laptop.
- a ribbon-cable includes multiple wire-pairs, each wire-pair being referred to as a lane.
- Each lane in many embodiments, includes a corresponding output driver in the graphics controller device and a receiver in the timing controller device.
- Interface 104 may support one or more of interface standards, such as, but not limited to, DisplayPort interface standard, High Definition Multimedia Interface (HDMI) standard, Digital Visual Interface (DVT), Video Graphics Array (VGA) or its variants, and Low Voltage Differential Signaling (LVDS).
- interface 104 is a ribbon-cable supporting the DisplayPort interface standard.
- DisplayPort is an industry standard interface that is designed to overcome many of the limitations of older interface standards.
- the data transmitted over interface 104 can include pixel data, such as, red green blue (RGB) color sample data for each pixel.
- the control information transmitted over interface 104 can include timing synchronization signals such as, for example, horizontal sync signals, vertical sync signals, and data enable signals.
- Timing controller device 102 includes hardware and software modules to receive video frames and to process received video frames for display on display device 103.
- Timing controller 102 may, for example, include the functionality to display each frame or each component thereof on display 103.
- timing controller 102 may generate the data signals and the gate control signals required to display each of the video frames on an LCD of display 130. Further details of timing controller device 102 are described below with respect to FIG. 3.
- Display 103 can be any display device or screen such as a cathode ray tube (CRT) or a flat panel display.
- Flat panel displays come in many forms, liquid crystal displays (LCD), elecfroluminescent displays (ELD) and active-matrix thin-film transistor displays (TFT) being examples.
- LCD liquid crystal displays
- ELD elecfroluminescent displays
- TFT active-matrix thin-film transistor displays
- the display is generally a flat panel display.
- Display 103 may receive data to be displayed, locations on the display device to be updated, as well as any timing information, over interface 105.
- FIG. 2 shows more details of graphics controller device 101 according to an embodiment of the present invention.
- Graphics controller device 101 includes a controller 201, a frame buffer 202, a display pipeline 203, an encoder 204, a timing generator 205, an output stutter control device 206 and an output driver 207.
- Controller 201 may be any processor including a central processor unit (CPU) or graphics processor unit (GPU).
- Controller 201 controls the operation of devices in graphics controller device 101.
- controller 201 can execute the logic instructions implementing one or more of, display pipeline 203, encoder 204, timing generator 205, output stutter control device 206, and output driver 207.
- controller 201 there may be no separate controller 201 present in graphics controller device 101, and devices in graphics controller device 101 may be controlled by a central processor unit (CPU) that controls one or more components of a computer system including graphics controller device 101.
- the logic instructions of devices 203-207 can be implemented in software, hardware, or a combination thereof.
- logic instructions of one or more devices 203-207 can be specified in a programming language such as C, C++, or Assembly.
- logic instructions of one or more devices 203-207 can be specified in a hardware description language such as Verilog, RTL, and netlists, to enable ultimately configuring a manufacturing process through the generation of maskworks/photomasks to generate a hardware device embodying aspects of the invention described herein.
- Frame buffer 202 includes one or more memory devices, for example, dynamic random access memory (DRAM) devices.
- Frame buffer 202 is used to hold video data in memory while processing including the processing in display pipeline 203 and encoder 204 is in progress.
- Frame buffer 202 or other memory devices are used for holding the video data, before and after the encoding of the video data into video frames, until the respective frames are transmitted out of output driver 207.
- Frame buffer 201 may hold any data that is actually output to display 103.
- Display pipeline 203 includes the functionality to process video data content. For example, incoming video in MPEG2 format may be decoded, reformatted, and refrained as appropriate for local raster scan display in display pipeline 203.
- Display pipeline 203 may generate a stream of video frames as output.
- the pixel data to be displayed can be output from display pipeline 203 in the form of a raster scan, i.e., output line-by-line, left-to-right and top-to-bottom of the display.
- the stream of video frames may then run through encoder 204.
- Encoder 204 may encode the stream of video frames according to a predetermined encoding and/or compression standard.
- encoder 204 may encode the stream of data output from display pipeline in a transport and display format required by interface 104 and/or display 103.
- Encoder 204 may encode the data according to a customized format or according to a standard such as DisplayPort, embedded DisplayPort, DVI, LVDS, or HDMI.
- encoder 204 may encode the video frames according to the Motion Picture Experts Group version 2 (MPEG2) video compression standard.
- MPEG2 Motion Picture Experts Group version 2
- encoder 204 may be integrated in display pipeline 203, in which case, the output from display pipeline 203 may be a stream of encoded frames. The speed of operation of display pipeline 203 may be a primary factor in the quality of the image displayed.
- Timing generator device 205 receives the video frames output from encoder 204 as well as other control information from display pipeline 203. Control information may include framing information, such as, frame interval, frame length, etc. Timing generator 205 generates timing including either a preconfigured or dynamically configurable interframe interval (i.e., blanking interval). For example, timing generator 205 may ensure that the interframe interval between any two video frames in the stream of frames transmitted out of device 205 is constant. Timing generator 205 may also generate control signals including horizontal sync and vertical sync signals for each frame.
- Data and control information from timing generator 205 are processed through output stutter control device 206 before reaching output driver device 207.
- video data may be directly received by output driver device 207, while control information may flow through output stutter control device 206.
- Output stutter control device 206 includes the functionality to enable and disable interface 104. For example, at a predetermined time period prior to the end of a frame being currently transmitted, output stutter control device 206 determines to disable interface 104, and when the transmission of that frame is complete, a notification message is transmitted to timing controller device 102, and interface 104 disabled thereafter. Output stutter control device 206 subsequently re-enables interface 104 in time to transmit the next frame. Output stutter control device 206 may re-enable interface 104 using timing information received either from timing generator 205, a separate timing source, such as a clock, or based on received frames. For example, output stutter control module 206 can detect the start of a frame by monitoring a frame counter maintained by timing generator 205. In one embodiment, enabling and disabling interface 104 includes respectively enabling and disabling output driver 207.
- output stutter control device 206 can also disable other power consuming elements, such as, for example, the memory interface between display pipeline 203 and frame buffer 202. Circuitry in output stutter control device 206 may determine whether the memory interface can be disabled for part or all of the duration of the blanking interval.
- the effectiveness of the scheme to reduce power consumption is greater as the ratio between the total time to transfer an amount of video content and the time during which the interface can be disabled according to the teachings of this disclosure is increased. For example, the ratio can be increased by running the interface at the maximum transfer rate on all lanes when a frame is being transferred.
- Output driver 207 includes functionality to transmit frames over interface 104.
- Output driver 207 also includes the functionality to transmit any required control signals over interface 104.
- output driver 207 can include a differential transmitter.
- output driver 207 includes functions necessary to transmit video frames and control information over interface 104 using the low- voltage differential signaling interface standard (LVDS).
- LVDS low- voltage differential signaling interface standard
- Differential transmitters in general, consume less power because data transmission relying on differentiation of corresponding positive and negative signals can be achieved with a lower voltage compared with data transmission using voltage variation.
- FIG. 3 shows components of timing controller device 102, according to an embodiment of the present invention.
- Timing controller device 102 can include a processor or controller 301, a receiver 302, a decoder 303, a frame buffer 304, an encoder 305, a timing device 306, an output driver device 307, and a receiver output stutter control module 308.
- Controller 301 may include the same or similar device as controller 201, or a different type of processor than controller 201.
- the functionality of controller 301 includes the execution of logic instructions that implements one or more of the devices 302-307.
- Receiver 302 is coupled to interface 104 to receive video data and control signals from output driver 207 of graphics controller device 101.
- output driver 207 is configured to use the LVDS standard for transmitting video and control information over interface 104
- receiver 302 is configured to receive video frames and control information from interface 104 according to the LVDS standard.
- the received control information can include timing synchronization signals such as, for example, horizontal sync signals, vertical sync signals, and data enable signals.
- receiver 302 may be a differential receiver, for example, in embodiments where output driver 207 includes a differential transmitter.
- Receiver output stutter control device 308 is coupled to interface 104, directly or through receiver 302, in particular, to receive and respond to interface control messages sent by graphics controller device 101. For example, receiver output stutter control device 308 may receive a message over interface 104 indicating that the interface 104 is about to be temporarily shutdown. Upon receipt of this message, receiver output stutter control device 308 can distinguish the subsequent absence of incoming data as temporary (in contrast to the absence of data over interface 104 when a video stream is completed or terminated) and can initiate appropriate action in timing controller device 102.
- receiver output stutter control device 308 can trigger encoder 305 and timing device 306 to generate instructions to display device 103 to freeze the display, i.e., maintain the currently displayed image on the display.
- display device 103 may be directed to freeze the currently displayed image by retransmitting the data of the last transmitted frame from frame buffer 304.
- a control signal such as, for example, a data enable signal with an extended time interval may be sent to display device 103.
- Decoder 303 decodes the encoded frames, for example, frames encoded in MPEG 2 format in the graphics controller device 101 can be decoded in decoder 303.
- Decoder 303 may operate using a frame buffer 304 which may be any type of memory buffer, such as, including but not limited to, DRAM.
- the frame to be decoded as well the decoded frame may be held in frame buffer 304.
- Decoder 303 may also include added functionality to perform any kind of processing on the decoded video data.
- the video frames may then be encoded by encoder device 305.
- encoding may result in each video frame being encoded separately as horizontal pixel rows and as vertical pixel columns.
- the form of encoding done in encoder 305 can be particular to the characteristics of display 103 and/or interface 105.
- the encoded data is then processed by output driver 307 to be transmitted to display 103 over interface 105.
- the timing corresponding to encoded data and the display of that data on display 103 may be generated by timing device 306.
- the video data and any control information are then transmitted over interface 105 to display 103.
- FIG. 4 is a flowchart of the processing steps, according to one embodiment of the present invention, executed in the graphics controller device 101.
- a device such as, for example, output stutter control device 206, detects that the transmission of a frame has been completed.
- the end of transmission of the frame may be detected based on when the last bit of the frame is transmitted out of output driver 207 of graphics controller device 101.
- a device in graphics controller device 101 for example, output stutter control device 206, transmits a message that is intended to inform timing control device 102 that interface 104 is being disabled.
- the message may be implemented as a control signal or data packet. Implementing the message as a short control signal may be desired for reasons of efficiency.
- embodiments of the present invention may include messages being implemented as control signals and/or data packets that contain the disable notification as well as additional information such as an expected time of disabling, and the time duration the interface will be disabled.
- Embodiments of the present invention may use the built-in command interface, training sequence, and video stream status indicator of the embedded DisplayPort and external DisplayPort interface standards.
- step 430 the interface over which video data and control messages are transmitted from graphics controller device 101 to timing controller device 102, for example, interface 104, is disabled.
- the disabling of interface 104 can be initiated by, for example, the output stutter control device 206.
- disabling of interface 104 causes that interface to consume no power until it is re-enabled.
- Some embodiments of the present invention include a mode in which the disabling of interface 104 in step 430 causes interface 104 to transition to a low power mode in which the substantially less power is consumed when compared to the normal operating mode. For example, in a low power mode only a minimal number of lanes in the ribbon-cable of interface 104 may be enabled.
- the re-enable time i.e., the time at which to re-enable the disabled interface over which video data and control messages are transmitted from graphics controller device 101 to timing controller device 102, for example, interface 104
- output stutter control device 205 may determine the re-enable time based on a known and/or fixed frame-interval and the end of the previous frame.
- timing generator device 205 may trigger an event in output stutter control device 206 to indicate the re-enable time.
- step 450 the interface over which video data and control messages are transmitted from graphics controller device 101 to timing controller device 102, for example, interface 104, is re-enabled.
- Re-enabling of interface 104 can include restarting data transmission out of output driver device 207.
- re-enabling interface 104 can include triggering other components such as, for example, display pipeline 203 and encoder 205 to re-start processing video.
- the re-enabling of interface 104 may include powering-on interface 104, if it had been powered down previously or if it had been transitioned to a low power mode.
- step 460 subsequent to interface 104 being re-enabled, the next frame of video is transmitted by output driver device 207 over interface 104.
- the total time elapsed between the end of transmission of the first frame and the beginning of transmission of the second frame is maintained as a fixed and/or known frame interval. All of the processing required, for example, to disable and re-enable the interface according to embodiments of the present invention, is performed within the frame interval.
- FIG. 5 is a flowchart of processing steps that occur in timing controller device 102 according to embodiments of the present invention.
- a message is received from a graphics controller device 101 indicating that the interface 104 will be temporarily disabled.
- Embodiments of the present invention can implement this notification in one of many ways.
- a separate signal line in interface 104 may be used.
- a specific message structure can be used.
- a message indicating the disabling of the interface can also have other information including the expected interval over which the interface will remain disabled, such that timing controller device 102 has available more information for its processing.
- the particular structure of the indication will vary according to the interface standard agreed between the graphics controller device 101 and the timing controller device 102.
- timing controller device 102 is transitioned into a wait- for-data mode and the displayed image is maintained on the display, respectively.
- timing controller device 102 and its components may act to maintain the displayed image until the next frame is received.
- Timing controller device 102 may have to adjust display refresh rates, display clock rates, or repetitively display portions of the same frame during the interval in which interface 104 is disabled.
- timing controller device 102 detects the receiving of a new video frame. For example, graphics controller device 101 may have transmitted the new frame after the elapse of the frame interval.
- components of the timing controller device transition to normal active mode. The transition to the normal active mode may occur in step 550.
- step 560 the new frame is processed for displaying.
- Processing in timing controller device 102 can include decoding the received vjdeo frame and driving the display of the data by outputting the raster scan data through output driver device 307.
- the decoded video data may be used in output driver device 307 to separately drive column and row display drivers of a LCD display.
- the decoded video data may be re-encoded and subjected to a timing recovery process before the data is output from output driver 307.
- display devices with its own processing capabilities may require such re-encoding and/or timing recover.
- Re-encoding may involve the encoding of the video data into a compressed or uncompressed video encoding format.
- encoder 305 may perform the re-encoding using video data in frame buffer 304.
- Timing recovery may be performed by timing device 306 based on data received at receiver 302 and/or decoder 303.
- timing controller device 102 can also include a protection circuit (not shown) that will trigger a reset, or recovery process, when a predetermined error condition is detected. For example, subsequent to timing controller device 102 having transitioned to the wait-for-data state in step 520 of process 500, if no new frame is received within a predeteirnined time period, where the time period can be set based on the frame interval, the protection circuit will determine that an error condition has occurred and reset timing controller device 102.
- a protection circuit may, in some embodiments, generate dummy frames for a preconfigured time interval when no frames are received from graphics controller device 101. Similar protection mechanisms may be available for other components of the system 100.
- the present invention may be implemented on the interface between a timing controller device and a display device.
- an embodiment of the present invention may be used to reduce the power consumption of interface 105 between timing controller device 102 and display device 103.
- the principals of operation would be similar to that explained above with respect to interface 104.
- an output stutter control device will be coupled to output driver 307 of the timing controller device and a corresponding receiver control device will be coupled to a receiver on the display device.
- the output stutter control device coupled to output driver 307 of the timing controller device 102 may function similarly to output stutter control device 206.
- the receiver control device of the display device 103 may function similarly to the receiver output stutter control device 308.
- embodiments of the present invention have been described with respect to one or more display devices.
- teachings herein can be applied to many other devices where data is transferred from one device to another over an interface that can be powered on or off.
- Other devices in which embodiments of the present invention can be practiced include, for example, audio or multimedia devices in which audio or multimedia data is transferred over an interface.
- embodiments of the present invention are particularly advantageous in power-constrained environments, such as, for example, battery operated devices.
- significant power savings may also be realized using embodiments of the present invention, in alternate current powered devices that remain powered-on for long periods.
- an embodiment of the present invention may be implemented to reduce the power-consumed by the HDMI-interface between a television decoder and the television display.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Controls And Circuits For Display Device (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Liquid Crystal Display Device Control (AREA)
- Power Sources (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/604,216 US8937621B2 (en) | 2009-10-22 | 2009-10-22 | Method and system for display output stutter |
PCT/IB2010/002668 WO2011048467A2 (en) | 2009-10-22 | 2010-10-19 | Method and system for display output stutter |
Publications (3)
Publication Number | Publication Date |
---|---|
EP2470976A2 true EP2470976A2 (en) | 2012-07-04 |
EP2470976A4 EP2470976A4 (en) | 2015-01-14 |
EP2470976B1 EP2470976B1 (en) | 2019-05-08 |
Family
ID=43898040
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP10824532.5A Active EP2470976B1 (en) | 2009-10-22 | 2010-10-19 | Method and system for display output stutter |
Country Status (6)
Country | Link |
---|---|
US (2) | US8937621B2 (en) |
EP (1) | EP2470976B1 (en) |
JP (1) | JP5748761B2 (en) |
KR (1) | KR101610271B1 (en) |
CN (1) | CN102667667B (en) |
WO (1) | WO2011048467A2 (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8933947B2 (en) * | 2009-09-10 | 2015-01-13 | Ati Technologies Ulc | Reading a local memory of a processing unit |
US8937621B2 (en) | 2009-10-22 | 2015-01-20 | Ati Technologies Ulc | Method and system for display output stutter |
GB2481447B (en) * | 2010-06-25 | 2012-06-27 | Visteon Global Tech Inc | Matrix addressed display system |
EP2786224B1 (en) * | 2011-11-30 | 2020-05-06 | Intel Corporation | Reducing power for 3d workloads |
KR102009440B1 (en) * | 2012-12-14 | 2019-08-12 | 엘지디스플레이 주식회사 | Apparatus and method of controlling data interface |
TWI496134B (en) * | 2013-07-22 | 2015-08-11 | Elitegroup Computer Sys Co Ltd | Integrated computer, computer system and input/output signal automatic detecting method for the integrated computer |
US9769417B1 (en) * | 2014-11-05 | 2017-09-19 | Lattice Semiconductor Corporation | Metadata transfer in audio video systems |
CN104538000B (en) * | 2015-01-08 | 2018-03-02 | 北京集创北方科技股份有限公司 | A kind of video stream data transmission method of panel display |
CN107240381B (en) * | 2017-07-31 | 2019-11-26 | 京东方科技集团股份有限公司 | A kind of display methods and display device of display device |
KR102438167B1 (en) | 2018-02-14 | 2022-08-31 | 삼성디스플레이 주식회사 | Timing controller resetting circuit and display device including the same |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5615376A (en) * | 1994-08-03 | 1997-03-25 | Neomagic Corp. | Clock management for power reduction in a video display sub-system |
US5821924A (en) * | 1992-09-04 | 1998-10-13 | Elonex I.P. Holdings, Ltd. | Computer peripherals low-power-consumption standby system |
US20050021885A1 (en) * | 2003-06-02 | 2005-01-27 | Anderson Jon James | Generating and implementing a signal protocol and interface for higher data rates |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6804791B2 (en) * | 1990-03-23 | 2004-10-12 | Matsushita Electric Industrial Co., Ltd. | Data processing apparatus |
US5751722A (en) * | 1992-02-10 | 1998-05-12 | Canon Kabushiki Kaisha | Method of displaying a frozen image when transmission of image information is suspended in a multimedia system |
US6137473A (en) | 1994-09-02 | 2000-10-24 | Nec Corporation | System and method for switching control between a host computer and a remote interface device |
KR100521252B1 (en) | 1997-06-16 | 2006-01-12 | 삼성전자주식회사 | Computer system having screen output status control function and control method |
US10061369B2 (en) * | 1999-11-29 | 2018-08-28 | Intel Corporation | Automatically enabling information to be displayed after a processor-based system is turned off |
JP2002156954A (en) * | 2000-09-05 | 2002-05-31 | Toshiba Corp | Liquid crystal display device |
TW521248B (en) | 2000-09-05 | 2003-02-21 | Toshiba Corp | Display apparatus and its driving method |
US7346698B2 (en) * | 2000-12-20 | 2008-03-18 | G. W. Hannaway & Associates | Webcasting method and system for time-based synchronization of multiple, independent media streams |
US7036032B2 (en) * | 2002-01-04 | 2006-04-25 | Ati Technologies, Inc. | System for reduced power consumption by phase locked loop and method thereof |
US6836149B2 (en) * | 2002-04-12 | 2004-12-28 | Stmicroelectronics, Inc. | Versatile RSDS-LVDS-miniLVDS-BLVDS differential signal interface circuit |
DE602006017069D1 (en) * | 2005-05-24 | 2010-11-04 | Panasonic Corp | RECORDING AND REPRODUCTION DEVICE |
CN101091390B (en) * | 2005-06-09 | 2011-01-12 | 桥扬科技有限公司 | Methods and apparatus for power efficient broadcasting and communication systems |
US7877589B2 (en) * | 2006-09-29 | 2011-01-25 | Intel Corporation | Configuring a device for operation on a computing platform |
US9866785B2 (en) | 2007-08-15 | 2018-01-09 | Advanced Micro Devices, Inc. | Automatic reduction of video display device power consumption |
KR20090058359A (en) | 2007-12-04 | 2009-06-09 | 삼성전자주식회사 | Liquid crystal display apparatus and method thereof |
US8578192B2 (en) * | 2008-06-30 | 2013-11-05 | Intel Corporation | Power efficient high frequency display with motion blur mitigation |
US8937621B2 (en) | 2009-10-22 | 2015-01-20 | Ati Technologies Ulc | Method and system for display output stutter |
-
2009
- 2009-10-22 US US12/604,216 patent/US8937621B2/en active Active
-
2010
- 2010-10-19 JP JP2012534784A patent/JP5748761B2/en active Active
- 2010-10-19 CN CN201080058256.8A patent/CN102667667B/en active Active
- 2010-10-19 WO PCT/IB2010/002668 patent/WO2011048467A2/en active Application Filing
- 2010-10-19 KR KR1020127013095A patent/KR101610271B1/en active IP Right Grant
- 2010-10-19 EP EP10824532.5A patent/EP2470976B1/en active Active
-
2012
- 2012-09-14 US US13/618,266 patent/US9152201B2/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5821924A (en) * | 1992-09-04 | 1998-10-13 | Elonex I.P. Holdings, Ltd. | Computer peripherals low-power-consumption standby system |
US5615376A (en) * | 1994-08-03 | 1997-03-25 | Neomagic Corp. | Clock management for power reduction in a video display sub-system |
US20050021885A1 (en) * | 2003-06-02 | 2005-01-27 | Anderson Jon James | Generating and implementing a signal protocol and interface for higher data rates |
Non-Patent Citations (2)
Title |
---|
Rick Hodgin: "DisplayPort: The new video interconnect standard | Consumer | Geek.com", , 30 July 2007 (2007-07-30), pages 1-2, XP055156698, Retrieved from the Internet: URL:http://www.geek.com/consumer/displayport-the-new-video-interconnect-standard-567342/ [retrieved on 2014-12-04] * |
See also references of WO2011048467A2 * |
Also Published As
Publication number | Publication date |
---|---|
EP2470976B1 (en) | 2019-05-08 |
KR20120098731A (en) | 2012-09-05 |
WO2011048467A2 (en) | 2011-04-28 |
US8937621B2 (en) | 2015-01-20 |
US20130009970A1 (en) | 2013-01-10 |
JP5748761B2 (en) | 2015-07-15 |
WO2011048467A3 (en) | 2011-09-01 |
JP2013508846A (en) | 2013-03-07 |
EP2470976A4 (en) | 2015-01-14 |
CN102667667A (en) | 2012-09-12 |
US9152201B2 (en) | 2015-10-06 |
KR101610271B1 (en) | 2016-04-07 |
US20110096079A1 (en) | 2011-04-28 |
CN102667667B (en) | 2015-11-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8937621B2 (en) | Method and system for display output stutter | |
US8745366B2 (en) | Method and apparatus to support a self-refreshing display device coupled to a graphics controller | |
US9047085B2 (en) | Method and apparatus for controlling sparse refresh of a self-refreshing display device using a communications path with an auxiliary communications channel for delivering data to the display | |
US20120206461A1 (en) | Method and apparatus for controlling a self-refreshing display device coupled to a graphics controller | |
US20120207208A1 (en) | Method and apparatus for controlling a self-refreshing display device coupled to a graphics controller | |
US9165537B2 (en) | Method and apparatus for performing burst refresh of a self-refreshing display device | |
US9110665B2 (en) | Techniques to control self refresh display functionality | |
KR101574047B1 (en) | Techniques to transmit commands to a target device | |
JP4917106B2 (en) | Method, display, graphic system and computer system for power efficient display | |
US20100164963A1 (en) | Switch for graphics processing units | |
US8081152B2 (en) | Timing control circuit with power-saving function and method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20120330 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
R17D | Deferred search report published (corrected) |
Effective date: 20110901 |
|
DAX | Request for extension of the european patent (deleted) | ||
A4 | Supplementary search report drawn up and despatched |
Effective date: 20141217 |
|
RIC1 | Information provided on ipc code assigned before grant |
Ipc: G06F 1/32 20060101AFI20141211BHEP |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: EXAMINATION IS IN PROGRESS |
|
17Q | First examination report despatched |
Effective date: 20170112 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: GRANT OF PATENT IS INTENDED |
|
INTG | Intention to grant announced |
Effective date: 20181212 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE PATENT HAS BEEN GRANTED |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AL AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HR HU IE IS IT LI LT LU LV MC MK MT NL NO PL PT RO RS SE SI SK SM TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP Ref country code: AT Ref legal event code: REF Ref document number: 1131198 Country of ref document: AT Kind code of ref document: T Effective date: 20190515 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 602010058816 Country of ref document: DE |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: MP Effective date: 20190508 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190908 Ref country code: AL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: HR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: NO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190808 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: RS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190809 Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190808 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MK05 Ref document number: 1131198 Country of ref document: AT Kind code of ref document: T Effective date: 20190508 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: AT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 602010058816 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: SM Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 |
|
26N | No opposition filed |
Effective date: 20200211 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191019 Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191031 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191031 |
|
REG | Reference to a national code |
Ref country code: BE Ref legal event code: MM Effective date: 20191031 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191031 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191031 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20191019 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190908 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20101019 Ref country code: MT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20190508 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230530 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20231018 Year of fee payment: 14 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20231017 Year of fee payment: 14 |