EP2016621A1 - Semiconductor device having a semiconductor-on-insulator configuration and a superlattice and associated methods - Google Patents
Semiconductor device having a semiconductor-on-insulator configuration and a superlattice and associated methodsInfo
- Publication number
- EP2016621A1 EP2016621A1 EP07761837A EP07761837A EP2016621A1 EP 2016621 A1 EP2016621 A1 EP 2016621A1 EP 07761837 A EP07761837 A EP 07761837A EP 07761837 A EP07761837 A EP 07761837A EP 2016621 A1 EP2016621 A1 EP 2016621A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- semiconductor
- layer
- superlattice
- energy band
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 138
- 238000000034 method Methods 0.000 title claims description 34
- 239000012212 insulator Substances 0.000 title description 2
- 239000010410 layer Substances 0.000 claims abstract description 150
- 239000000758 substrate Substances 0.000 claims abstract description 43
- 239000002356 single layer Substances 0.000 claims abstract description 19
- 229910052732 germanium Inorganic materials 0.000 claims abstract description 8
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 claims abstract description 8
- 239000013078 crystal Substances 0.000 claims abstract description 6
- 229910052710 silicon Inorganic materials 0.000 claims description 52
- 239000010703 silicon Substances 0.000 claims description 52
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 claims description 17
- 239000001301 oxygen Substances 0.000 claims description 17
- 229910052760 oxygen Inorganic materials 0.000 claims description 17
- 239000002800 charge carrier Substances 0.000 claims description 14
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 claims description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 6
- 229910052757 nitrogen Inorganic materials 0.000 claims description 6
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 6
- PXGOKWXKJXAPGV-UHFFFAOYSA-N Fluorine Chemical compound FF PXGOKWXKJXAPGV-UHFFFAOYSA-N 0.000 claims description 4
- 229910052731 fluorine Inorganic materials 0.000 claims description 4
- 239000011737 fluorine Substances 0.000 claims description 4
- CSJDCSCTVDEHRN-UHFFFAOYSA-N methane;molecular oxygen Chemical compound C.O=O CSJDCSCTVDEHRN-UHFFFAOYSA-N 0.000 claims description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 48
- 239000000463 material Substances 0.000 description 31
- 230000037230 mobility Effects 0.000 description 17
- 238000000151 deposition Methods 0.000 description 7
- 230000004888 barrier function Effects 0.000 description 6
- 230000008021 deposition Effects 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 206010010144 Completed suicide Diseases 0.000 description 5
- 238000002513 implantation Methods 0.000 description 5
- 230000008901 benefit Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 125000006850 spacer group Chemical group 0.000 description 4
- 238000000137 annealing Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 238000000926 separation method Methods 0.000 description 3
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 238000004364 calculation method Methods 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 150000001875 compounds Chemical class 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- 239000001257 hydrogen Substances 0.000 description 2
- 229910052739 hydrogen Inorganic materials 0.000 description 2
- -1 hydrogen ions) Chemical class 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 238000005468 ion implantation Methods 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000000059 patterning Methods 0.000 description 2
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 2
- 239000000126 substance Substances 0.000 description 2
- XUKUURHRXDUEBC-KAYWLYCHSA-N Atorvastatin Chemical compound C=1C=CC=CC=1C1=C(C=2C=CC(F)=CC=2)N(CC[C@@H](O)C[C@@H](O)CC(O)=O)C(C(C)C)=C1C(=O)NC1=CC=CC=C1 XUKUURHRXDUEBC-KAYWLYCHSA-N 0.000 description 1
- 241001496863 Candelaria Species 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910000676 Si alloy Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- 229910008310 Si—Ge Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000002099 adlayer Substances 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 125000004429 atom Chemical group 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015556 catabolic process Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000006731 degradation reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000005684 electric field Effects 0.000 description 1
- 238000005401 electroluminescence Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- BHEPBYXIRTUNPN-UHFFFAOYSA-N hydridophosphorus(.) (triplet) Chemical compound [PH] BHEPBYXIRTUNPN-UHFFFAOYSA-N 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 238000001459 lithography Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000007734 materials engineering Methods 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000002052 molecular layer Substances 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 239000002086 nanomaterial Substances 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000005693 optoelectronics Effects 0.000 description 1
- 125000004430 oxygen atom Chemical group O* 0.000 description 1
- 230000035515 penetration Effects 0.000 description 1
- 230000035699 permeability Effects 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000012552 review Methods 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 241000894007 species Species 0.000 description 1
- 238000009987 spinning Methods 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/15—Structures with periodic or quasi periodic potential variation, e.g. multiple quantum wells, superlattices
-
- B—PERFORMING OPERATIONS; TRANSPORTING
- B82—NANOTECHNOLOGY
- B82Y—SPECIFIC USES OR APPLICATIONS OF NANOSTRUCTURES; MEASUREMENT OR ANALYSIS OF NANOSTRUCTURES; MANUFACTURE OR TREATMENT OF NANOSTRUCTURES
- B82Y10/00—Nanotechnology for information processing, storage or transmission, e.g. quantum computing or single electron logic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78696—Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1025—Channel region of field-effect devices
- H01L29/1029—Channel region of field-effect devices of field-effect transistors
- H01L29/1033—Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
Definitions
- the present invention relates to the field of semiconductors, and, more particularly, to semiconductors having enhanced properties based upon energy band engineering and associated methods.
- U.S. Patent No. 6,472,685 B2 to Takagi discloses a semiconductor device including a silicon and carbon layer sandwiched between silicon layers so that the conduction band and valence band of the second silicon layer receive a tensiie strain. Electrons having a smaller effective mass, and which have been induced by an electric field applied to the gate electrode, are confined in the second silicon layer, thus, an n-channel MOSFET is asserted to have a higher mobility.
- U.S. Patent No. 4,937,204 to lshibashi et al. discloses a superlattice in which a plurality of layers, less than eight monolayers, and containing a fraction or a binary compound semiconductor layers, are alternately and epitaxtaliy grown. The direction of main current flow is perpendicular to the layers of the superiattice.
- U.S. Patent No. 5,357,119 to Wang et ai. discloses a Si-Ge short period superiattice with higher mobility achieved by reducing alioy scattering in the superiattice.
- U.S. Patent No. 5,683,934 to Candelaria discloses an enhanced mobility MOSFET including a channel layer comprising an alloy of silicon and a second material substitutional ⁇ present in the silicon lattice at a percentage that places the channel layer under tensile stress.
- U.S. Patent No. 5,216,262 to Tsu discloses a quantum well structure comprising two barrier regions and a thin epitaxially grown semiconductor layer sandwiched between the barriers. Each barrier region consists of alternate layers of SiO ⁇ /Si with a thickness generally in a range of two to six monolayers. A much thicker section of silicon is sandwiched between the barriers.
- An article entitled "Phenomena in silicon nanostructure devices" also to Tsu and published online September 6, 2000 by Applied Physics and Materials Science & Processing, pp. 391-402 discloses a semiconductor- atomic superiattice (SAS) of silicon and oxygen.
- the Si/O superiattice is disclosed as useful in a silicon quantum and light-emitting devices.
- a green electroluminescence diode structure was constructed and tested. Current flow in the diode structure is vertical, that is, perpendicular to the layers of the SAS.
- the disclosed SAS may include semiconductor layers separated by adsorbed species such as oxygen atoms, and CO molecules. The silicon growth beyond the adsorbed monolayer of oxygen is described as epitaxial with a fairly low defect density.
- the insulating iayer/barrier layer allows for low defect epitaxial silicon to be deposited next to the insulating layer.
- APBG Aperiodic Photonic Band-Gap
- material parameters for example, the location of band minima, effective mass, etc, can be tailored to yield new aperiodic materials with desirable band-structure characteristics.
- Other parameters such as electrical conductivity, thermal conductivity and dielectric permittivity or magnetic permeability are disclosed as also possible to be designed into the material.
- a semiconductor device such as a silicon-on- insuiator (SOI) device, having relatively high charge carrier mobility and related methods.
- SOI silicon-on- insuiator
- a semiconductor device which may include a substrate, an insulating layer adjacent the substrate, and a superiattice adjacent a face of the insulating layer opposite the substrate.
- the superiattice may include a plurality of stacked groups of layers, with each group of layers including a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon.
- the energy band-modifying layer may include at least one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions.
- the semiconductor device may further include a semiconductor layer between the insulating layer and the superlattice.
- source and drain regions may be on the semiconductor layer, and the superlattice may extend between the source and drain regions.
- a gate may aiso overly the superlattice, and a contact layer may be on at least one of the source and drain regions.
- the substrate may comprise silicon
- the insulating layer may comprise silicon oxide.
- the superiattice may have a common energy band structure therein, and it may also have a higher charge carrier mobility than would otherwise be present without the energy band-modifying layer.
- Each base semiconductor portion may comprise at least one of silicon and germanium, and each energy band-modifying layer may comprise oxygen. Further, each energy band-modifying layer may be a single monolayer thick, and each base semiconductor portion may be less than eight monolayers thick.
- the superlattice may further have a substantially direct energy bandgap, and it may also include a base semiconductor cap layer on an uppermost group of layers.
- all of the base semiconductor portions may be a same number of monolayers thick.
- at least some of the base semiconductor portions may be a different number of monolayers thick.
- each energy band- modifying layer may include a non-semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen, for example.
- Another aspect of the invention is dirfected to a method for making a semiconductor device which may include forming an insulating layer adjacent a substrate, and providing a superlattice adjacent a face of the insulating layer opposite the substrate.
- the superlattice may include a plurality of stacked groups of layers, with each group of layers including a plurality of stacked base semiconductor monolayers defining a base semiconductor portion and an energy band-modifying layer thereon.
- the energy band-modifying layer may include at least one non- semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions.
- the method may further include providing a semiconductor layer between the insulating layer and the superlattice.
- the source and drain regions may be formed on the semiconductor layer, and the superlattice may extend between the source and drain regions.
- a gate may also be formed overlying the superlattice, and a contact layer may be formed on at least one of the source and drain regions.
- the substrate may comprise silicon, and the insulating layer may comprise silicon oxide.
- the substrate may also comprise germanium, for example.
- FIG. 1 is schematic cross-sectional view of a semiconductor device in accordance with the present invention.
- FIG. 2 is a greatly enlarged schematic cross-sectionai view of the superlattice as shown in FIG. 1.
- FIG. 3 is a perspective schematic atomic diagram of a portion of the superiattice shown in FlG. 1.
- FIG. 4 is a greatly enlarged schematic cross-sectionai view of another embodiment of a superlattice that may be used in the device of FIG. 1.
- FIG. 5A is a graph of the calculated band structure from the gamma point (G) for both bulk silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 1-3.
- FIG. 5B is a graph of the calculated band structure from the Z point for both buik silicon as in the prior art, and for the 4/1 Si/O superlattice as shown in FIGS. 1-3.
- FIGS. 6A-6C are a series of schematic cross-sectional diagrams illustrating a method for making the semiconductor device of FIG. 1. Detailed Description of the Preferred Embodiments [0025]The present invention will now be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein.
- the present invention relates to controlling the properties of semiconductor materials at the atomic or molecular level to achieve improved performance within semiconductor devices. Further, the invention relates to the identification, creation, and use of improved materials for use in the conduction paths of semiconductor devices.
- f is the Fermi-Dirac distribution
- Ep is the Fermi energy
- T is the temperature
- E(k,n) is the energy of an electron in the state corresponding to wave vector k and the n th energy band
- the indices i and j refer to cartesian coordinates x, y and z
- the integrals are taken over the Briiiouin zone (B.Z.)
- the summations are taken over bands with energies above and crizow the Fermi energy for electrons and holes respectively.
- Applicants' definition of the conductivity reciprocal effective mass tensor is such that a tensorial component of the conductivity of the material is greater for greater values of the corresponding component of the conductivity reciprocal effective mass tensor.
- the superlattices described herein set the values of the conductivity reciprocal effective mass tensor so as to enhance the conductive properties of the materia!, such as typically for a preferred direction of charge carrier transport.
- the inverse of the appropriate tensor element is referred to as the conductivity effective mass.
- the conductivity effective mass for eiectrons/holes as described above and calculated in the direction of intended carrier transport is used to distinguish improved materials.
- One such example would be a superiattice 25 material for a channel region in a semiconductor device.
- a silicon-on-insu!ator (SOI) MOSFET 20 including the superiattice 25 in accordance with the invention is now first described with reference to FIG. 1.
- SOI silicon-on-insu!ator
- the iilustrated SOi MOSFET 20 includes a silicon substrate 21, an insulating layer (i.e., silicon oxide) 37 on the substrate, and a semiconductor (i.e., silicon) layer 39 on a face of the insulating layer opposite the substrate.
- a semiconductor layer 39 on a face of the insulating layer opposite the substrate.
- Lightly doped source/drain extension regions 22, 23 and more heavily doped source/drain regions 26 » 27 are formed in the semiconductor layer 39, as shown, and a channel region extending between the lightly doped source/drain extension regions is provided by the superlattice 25.
- Source/drain suicide layers 30, 31 and source/drain contacts 32, 33 overlie the source/drain regions, as wiil be appreciated by those skilled in the art.
- a gate 35 illustratively includes a gate insulating layer 36 ⁇ e.g., silicon oxide) adjacent the channel provided by the superSattice 25, and a gate electrode layer 38 (e.g., silicon) on the gate insulating layer. Sidewall spacers 40, 41 are also provided in the illustrated SOI MOSFET 20, as well as a suicide layer 34 on the gate electrode layer 36.
- the insulating layer 37 and the gate insulating layer 36 are shown with stippling in the drawings.
- the superlattice 25 is shown with dashes in regions where dopant from the source/drain implantations is present. It should be noted that other source/drain and gate configurations may be also used.
- the insulating layer 37 of the above-described SOI device advantageously provides reduced capacitance adjacent the source and drain regions 26, 27, thereby reducing switching time and providing faster device operation, for example.
- the insulating layer 37 may be used for the insulating layer 37, such as glass or sapphire, for example.
- the substrate 21 and semiconductor layer 39 may comprise other semiconductor materials, such as germanium, for example.
- the materials or structures are in the form of a superlattice 25 whose structure is controlled at the atomic or molecular level and may be formed using known techniques of atomic or molecular iayer deposition.
- the superlattice 25 includes a plurality of layer groups 45a-45n arranged in stacked relation, as perhaps best understood with specific reference to the schematic cross-sectional view of FIG. 2.
- Each group of layers 45a-45n of the superiattice 25 illustratively includes a plurality of stacked base semiconductor monolayers 46 defining a respective base semiconductor portion 46a-46n and an energy band- modifying layer 50 thereon.
- the energy band-modifying layers 50 are indicated by stippling in FIG. 2 for clarity of illustration.
- the energy-band modifying layer 50 illustratively includes one non-semiconductor monolayer constrained within a crystal lattice of adjacent base semiconductor portions. In other embodiments, more than one such monolayer may be possible.
- non- semiconductor or semiconductor monolayer means that the material used for the monolayer would be a non-semiconductor or semiconductor if formed in bulk. That is, a single monolayer of a material, such as semiconductor, may not necessariiy exhibit the same properties that it would if formed in bulk or in a relatively thick layer, as will be appreciated by those skilled in the art.
- energy band-modifying layers 50 and adjacent base semiconductor portions 46a-46n cause the superlattice 25 to have a lower appropriate conductivity effective mass for the charge carriers in the parallel layer direction than would otherwise be present. Considered another way, this parallel direction is orthogonal to the stacking direction.
- the band modifying layers 50 may also cause the superlattice 25 to have a common energy band structure.
- the semiconductor device described above enjoys a higher charge carrier mobility based upon the lower conductivity effective mass than would otherwise be present.
- the superiattice 25 may further have a substantially direct energy bandgap that may be particularly advantageous for opto-electronic devices, for example, as described in further detail below.
- the source/drain regions 22, 23 and gate 35 of the MOSFET 20 may be considered as regions for causing the transport of charge carriers through the superiattice in a parallel direction relative to the layers of the stacked groups 45a ⁇ 45n. Other such regions are also contemplated by the present invention.
- the superiattice 25 also illustratively includes a cap layer 52 on an upper layer group 45n.
- the cap layer 52 may comprise a plurality of base semiconductor monolayers 46.
- the cap layer 52 may have between 2 to 100 monolayers of the base semiconductor, and, more preferably between 10 to 50 monolayers.
- Each base semiconductor portion 46a-46n may comprise a base semiconductor selected from the group consisting of Group IV semiconductors, Group IH-V semiconductors, and Group N-Vl semiconductors.
- Group IV semiconductors also includes Group !V-IV semiconductors, as will be appreciated by those skilled in the art.
- the base semiconductor may comprise at least one of silicon and germanium, for example.
- Each energy band-modifying layer 50 may comprise a non- semiconductor selected from the group consisting of oxygen, nitrogen, fluorine, and carbon-oxygen, for example.
- the non-semiconductor is aiso desirably thermally stable through deposition of a next layer to thereby facilitate manufacturing.
- the non-semiconductor may be another inorganic or organic element or compound that is compatible with the given semiconductor processing as will be appreciated by those skilled in the art.
- the base semiconductor may comprise at least one of silicon and germanium, for example.
- the term monolayer is meant to include a single atomic layer and also a single molecular layer. It is also noted that the energy band-modifying layer 50 provided by a single monolayer is also meant to include a monolayer wherein not ail of the possible sites are occupied. For example, with particular reference to the atomic diagram of FIG. 3, a 4/1 repeating structure is illustrated for silicon as the base semiconductor material, and oxygen as the energy band-modifying material. Only half of the possible sites for oxygen are occupied.
- this one half occupation would not necessarily be the case as will be appreciated by those skilled in the art. Indeed it can be seen even in this schematic diagram, that individual atoms of oxygen in a given monolayer are not precisely aligned along a fiat plane as will also be appreciated by those of skill in the art of atomic deposition. By way of example, a preferred occupation range is from about one-eighth to one-half of the possible oxygen sites being full, although other numbers may be used in certain embodiments. [0045] Silicon and oxygen are currently widely used in conventional semiconductor processing, and, hence, manufacturers will be readily able to use these materials as described herein. Atomic or monolayer deposition is also now widely used.
- semiconductor devices incorporating the superlattice 25 in accordance with the invention may be readily adopted and impiemented, as will be appreciated by those skilled in the art.
- a superlattice such as the Si/O superlattice
- the number of silicon monolayers should desirably be seven or less so that the energy band of the superlattice is common or relatively uniform throughout to achieve the desired advantages.
- the 4/1 repeating structure shown in FIGS. 2 and 3, for Si/O has been modeled to indicate an enhanced mobility for electrons and holes in the X direction.
- the calculated conductivity effective mass for electrons is 0.26 and for the 4/1 SiO superlattice in the X direction it is 0.12 resulting in a ratio of 0.46.
- the calculation for holes yields values of 0.36 for bulk silicon and 0.16 for the 4/1 Si/O superiattice resulting in a ratio of 0.44.
- the lower conductivity effective mass for the 4/1 Si/O embodiment of the superlattice 25 may be less than two-thirds the conductivity effective mass than would otherwise occur, and this applies for both electrons and holes.
- the superlattice 25 may further comprise at least one type of conductivity dopant therein as will also be appreciated by those skilled in the art.
- ail of the base semiconductor portions of a superlattice may be a same number of monolayers thick. In other embodiments, at least some of the base semiconductor portions may be a different number of monolayers thick, In still other embodiments, ail of the base semiconductor portions may be a different number of monolayers thick. [0051] in FIGS. 5A-5C band structures calculated using Density
- DFT Functional Theory
- FIG. 5A shows the calculated band structure from the gamma point (G) for both bulk silicon (represented by continuous lines) and for the 4/1 Si/O superlattice 25 as shown in FIGS. 1-3 (represented by dotted lines).
- the directions refer to the unit cell of the 4/1 Si/O structure and not to the conventional unit cell of Si, although the (001) direction in the figure does correspond to the (001) direction of the conventional unit cell of Si, and, hence, shows the expected location of the Si conduction band minimum.
- the (100) and (010) directions in the figure correspond to the (110) and (-110) directions of the conventional Si unit cell.
- the bands of Si on the figure are folded to represent them on the appropriate reciprocal lattice directions for the 4/1 Si/O structure.
- St can be seen that the conduction band minimum for the 4/1
- Si/O structure is located at the gamma point in contrast to bulk silicon (Si), whereas the valence band minimum occurs at the edge of the Brillouin zone in the (001) direction which we refer to as the Z point.
- Si bulk silicon
- the valence band minimum occurs at the edge of the Brillouin zone in the (001) direction which we refer to as the Z point.
- the greater curvature of the conduction band minimum for the 4/1 Si/O structure compared to the curvature of the conduction band minimum for Si owing to the band splitting due to the perturbation introduced by the additional oxygen layer.
- FIG. 5B shows the calculated band structure from the Z point for both bulk silicon (continuous lines) and for the 4/1 Si/O superiattice 25 (dotted lines). This figure illustrates the enhanced curvature of the valence band in the
- FIG. 5C shows the calculated band structure from both the gamma and Z point for both bulk silicon (continuous lines) and for the 5/1/3/1 Si/O structure of the superiattice 25' of FIG. 4 (dotted lines). Due to the symmetry of the 5/1/3/1 Si/O structure, the calculated band structures in the (100) and (010) directions are equivalent. Thus the conductivity effective mass and mobility are expected to be isotropic in the plane parallel to the layers, i.e. perpendicular to the (001) stacking direction. Note that in the 5/1/3/1 Si/O example the conduction band minimum and the valence band maximum are both at or close to the Z point.
- the appropriate comparison and discrimination may be made via the conductivity reciprocal effective mass tensor calculation. This leads Applicants to further theorize that the 5/1/3/1 superiattice 25' should be substantially direct bandgap. As will be understood by those skilled in the art, the appropriate matrix element for optical transition is another indicator of the distinction between direct and indirect bandgap behavior.
- a method for making the SOI MOSFET 20 begins with providing a first semiconductor (e.g., silicon) substrate 61.
- the substrate 61 may be an eight-inch wafer 21 of lightly doped P-type or N-type single crystal silicon with ⁇ 100> orientation, although other suitable substrates may also be used.
- a base undoped silicon layer 152 is epitaxially formed across the upper surface of the substrate 61.
- the layer 152 may include a plurality of base semiconductor monolayers 46 to define a cap layer for the superiattice 25, which is then formed thereon. St should be noted that the superiattice here is being constructed in the reverse order as described above, since it will be "flipped" when combined with the SOI substrate 21, as discussed further below.
- the superiattice 25 material is deposited using atomic layer deposition, as will be appreciated by those skilled in the art. It should be noted that in some embodiments the superlattice 25 material may be selectively deposited in those regions where channels are to be formed, rather than across the entire substrate 61, as will also be appreciated by those skilled in the art.
- the epitaxial silicon layer 39 is formed on the superlattice 25, and this layer is preferably undoped or lightly doped. The thickness of the layer 39 should be appropriate for either a partially or fully depleted device, as the case may be. Planarization may be used as necessary after forming the above layers to achieve the desired thickness and surface characteristics.
- the substrate 61 is implanted with ions (e.g., hydrogen ions), as illustrated with the downward pointing arrows in FIG. 6A, to form a separation layer 60 in the first substrate.
- ions e.g., hydrogen ions
- the separation layer 60 is generaliy parallel to the upper surface of the substrate 61 and is located at a position corresponding to the mean penetration depth of the ion implantation, as will be appreciated by those skilled in the art.
- the implantation energy is chosen to give the desired overall layer thickness and the appropriate cap layer thickness in the finished device 20.
- the insulating layer 37 is formed on a second substrate 21 , which may be similar to the substrate 61 discussed above, using conventional semiconductor processing techniques. While shown side by side for reference in FIG. 6A, it should be noted that the two substrates 21, 61 need not be processed simultaneously.
- the substrate 61 is then flipped and the layer 39 is bonded to the insulating layer 37 as shown in FIG. 6B. Once bonded, a thermal cycle is performed to fracture and cleave the first substrate 61 at the separation layer 60, as will be appreciated by those skilled in the art. The separated substrate 61 may then be discarded, and the substrate 21 becomes the base substrate for the device 20,
- a thin gate oxide 36 is deposited, and steps of poly deposition, patterning, and etching are performed.
- Poly deposition refers to low pressure chemical vapor deposition (LPCVD) of silicon onto an oxide (hence it forms a polycrystal ⁇ ne material).
- the step includes doping with P+ or As- to make it conducting, and the layer may be around 250 nm thick, for example.
- the pattern step may include performing a spinning photoresist, baking, exposure to light (i.e., a photolithography step), and developing the resist.
- the pattern is then transferred to another layer (oxide or nitride) which acts as an etch mask during the etch step.
- the etch step typically is a plasma etch (anisotropic, dry etch) that is material selective (e.g., etches silicon ten times faster than oxide) and transfers the lithography pattern into the materia! of interest.
- the sidewall spacers 40, 41 may be formed after patterning of the gate stack, as will be appreciated by those skilled in the art.
- the gate 35 and sidewall spacers 40, 41 may be used as an etch mask to remove the superlattice 25 material and portions of the substrate 21 in the regions where the source and drain are to be formed, as will be appreciated by those skilied in the art. As may be seen in FIG. 1 , this step forms an underlying step portion of the silicon layer 39 beneath the superlattice 25.
- the superlattice 25 materia! may be etched in a similar fashion to that described above for the gate 35. However, it should be noted that with the non-semiconductor present in the superlattice 25, e.g., oxygen, the superlattice may be more easily etched using an etchant formulated for oxides rather than silicon. Of course, the appropriate etch for a given implementation will vary based upon the structure and materials used for the superlattice 25 and substrate 21, as will be appreciated by those of skill in the art.
- the lightly doped source and drain ("LDD") extensions 22, 23 are formed using n-type or p-type LDD implantation, annealing, and cleaning.
- An anneal step may be used after the LDD implantation, but depending on the specific process, it may be omitted.
- the clean step is a chemical etch to remove metals and organics prior to depositing an oxide layer, it should be noted that when the source and drain regions are said to be formed "on" the semiconductor layer 39 herein, this is meant to include implantations in the semiconductor layer as well as raised source/drain regions which may be formed on top of the semiconductor layer, as will be appreciated by those skilled in the art.
- the source and drain 26, 27 implants, an SiO. 2 mask is deposited and etched back. N-type or p-type ion implantation is used to form the source and drain regions 26, 27. The structure is then annealed and cleaned. Self-aligned suicide formation may then be performed to form the suicide layers 30, 31, and 34, and the source/drain contacts 32, 33, are formed to provide the final SOI MOSFET device 20 illustrated in FiG. 1.
- the suicide formation is also known as salicidation.
- the salicidation process includes metal deposition (e.g. Ti), nitrogen annealing, metal etching, and a second annealing.
- the foregoing is, of course, but one example of a process and device in which the present invention may be used, and those of skill in the art will understand its application and use in many other processes and devices.
- the structures of the present invention may be formed on a portion of a wafer or across substantially all of a wafer.
- the use of an atomic layer deposition tool may also not be needed for forming the superlattice 25 in some embodiments.
- the monolayers may be formed using a CVD tool with process conditions compatible with control of monolayers, as will be appreciated by those skilled in the art.
- insulator-on-substrate device that may be produced using the above described techniques is a memory device.
- Other potential insulator-on- substrate devices include optica! devices.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Nanotechnology (AREA)
- Mathematical Physics (AREA)
- Theoretical Computer Science (AREA)
- Crystallography & Structural Chemistry (AREA)
- Thin Film Transistor (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/381,850 US20060243964A1 (en) | 2003-06-26 | 2006-05-05 | Method for making a semiconductor device having a semiconductor-on-insulator configuration and a superlattice |
US11/381,835 US7586116B2 (en) | 2003-06-26 | 2006-05-05 | Semiconductor device having a semiconductor-on-insulator configuration and a superlattice |
PCT/US2007/068159 WO2007131119A1 (en) | 2006-05-05 | 2007-05-03 | Semiconductor device having a semiconductor-on-insulator configuration and a superlattice and associated methods |
Publications (1)
Publication Number | Publication Date |
---|---|
EP2016621A1 true EP2016621A1 (en) | 2009-01-21 |
Family
ID=38521099
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP07761837A Withdrawn EP2016621A1 (en) | 2006-05-05 | 2007-05-03 | Semiconductor device having a semiconductor-on-insulator configuration and a superlattice and associated methods |
Country Status (6)
Country | Link |
---|---|
EP (1) | EP2016621A1 (en) |
JP (1) | JP2009536464A (en) |
AU (1) | AU2007247955A1 (en) |
CA (1) | CA2650489A1 (en) |
TW (1) | TW200807708A (en) |
WO (1) | WO2007131119A1 (en) |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5241197A (en) * | 1989-01-25 | 1993-08-31 | Hitachi, Ltd. | Transistor provided with strained germanium layer |
US7351993B2 (en) * | 2000-08-08 | 2008-04-01 | Translucent Photonics, Inc. | Rare earth-oxides, rare earth-nitrides, rare earth-phosphides and ternary alloys with silicon |
US6410371B1 (en) * | 2001-02-26 | 2002-06-25 | Advanced Micro Devices, Inc. | Method of fabrication of semiconductor-on-insulator (SOI) wafer having a Si/SiGe/Si active layer |
JP2002314089A (en) * | 2001-04-16 | 2002-10-25 | Matsushita Electric Ind Co Ltd | Semiconductor device |
US6897472B2 (en) * | 2003-06-26 | 2005-05-24 | Rj Mears, Llc | Semiconductor device including MOSFET having band-engineered superlattice |
JP2007521648A (en) * | 2003-06-26 | 2007-08-02 | アール.ジェイ. メアーズ エルエルシー | Semiconductor device having MOSFET with band design superlattice |
US7029964B2 (en) * | 2003-11-13 | 2006-04-18 | International Business Machines Corporation | Method of manufacturing a strained silicon on a SiGe on SOI substrate |
US7247546B2 (en) * | 2004-08-05 | 2007-07-24 | International Business Machines Corporation | Method of forming strained silicon materials with improved thermal conductivity |
-
2007
- 2007-05-03 AU AU2007247955A patent/AU2007247955A1/en not_active Abandoned
- 2007-05-03 EP EP07761837A patent/EP2016621A1/en not_active Withdrawn
- 2007-05-03 WO PCT/US2007/068159 patent/WO2007131119A1/en active Application Filing
- 2007-05-03 JP JP2009510078A patent/JP2009536464A/en active Pending
- 2007-05-03 CA CA002650489A patent/CA2650489A1/en not_active Abandoned
- 2007-05-04 TW TW96115986A patent/TW200807708A/en unknown
Non-Patent Citations (1)
Title |
---|
See references of WO2007131119A1 * |
Also Published As
Publication number | Publication date |
---|---|
AU2007247955A1 (en) | 2007-11-15 |
WO2007131119A1 (en) | 2007-11-15 |
JP2009536464A (en) | 2009-10-08 |
TW200807708A (en) | 2008-02-01 |
CA2650489A1 (en) | 2007-11-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7586116B2 (en) | Semiconductor device having a semiconductor-on-insulator configuration and a superlattice | |
US7018900B2 (en) | Method for making a semiconductor device comprising a superlattice channel vertically stepped above source and drain regions | |
AU2004300981B2 (en) | Method for making semiconductor device including band-engineered superlattice | |
US7446002B2 (en) | Method for making a semiconductor device comprising a superlattice dielectric interface layer | |
EP1644984B1 (en) | Semiconductor device including superlattice | |
US20060220118A1 (en) | Semiconductor device including a dopant blocking superlattice | |
EP1902472B1 (en) | Semiconductor device comprising a superlattice dielectric interface layer | |
EP1902473A2 (en) | Semiconductor device including a superlattice having at least one group of substantially undoped layer | |
US20060243964A1 (en) | Method for making a semiconductor device having a semiconductor-on-insulator configuration and a superlattice | |
AU2007248171A1 (en) | Semiconductor device including a dopant blocking superlattice and associated methods | |
WO2007131117A1 (en) | Semiconductor device including a floating gate memory cell with a superlattice channel and associated methods | |
EP2016621A1 (en) | Semiconductor device having a semiconductor-on-insulator configuration and a superlattice and associated methods |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20081110 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR |
|
AX | Request for extension of the european patent |
Extension state: AL BA HR MK RS |
|
DAX | Request for extension of the european patent (deleted) | ||
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB IT |
|
17Q | First examination report despatched |
Effective date: 20100719 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20101130 |