EP1909445A2 - Erfassung von Fehlanpassungen in einem PSK-Empfänger - Google Patents

Erfassung von Fehlanpassungen in einem PSK-Empfänger Download PDF

Info

Publication number
EP1909445A2
EP1909445A2 EP07016392A EP07016392A EP1909445A2 EP 1909445 A2 EP1909445 A2 EP 1909445A2 EP 07016392 A EP07016392 A EP 07016392A EP 07016392 A EP07016392 A EP 07016392A EP 1909445 A2 EP1909445 A2 EP 1909445A2
Authority
EP
European Patent Office
Prior art keywords
signal
demodulator
image data
operable
detector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
EP07016392A
Other languages
English (en)
French (fr)
Inventor
Takao Naito
Cechan Tian
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of EP1909445A2 publication Critical patent/EP1909445A2/de
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
    • H04L27/22—Demodulator circuits; Receiver circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/0014—Carrier regulation
    • H04L2027/0016—Stabilisation of local oscillators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H04L27/0014—Carrier regulation
    • H04L2027/0024—Carrier regulation at the receiver end

Definitions

  • This invention relates generally to the field of signal communication and more specifically to monitoring differential phase-shifted keying demodulation.
  • Signals may be modulated according to a differential phase-shifted keying (DPSK) modulation technique.
  • DPSK differential phase-shifted keying
  • changes in the phase of a signal are used to represent bit data.
  • a modulator at a transmitter translates a bit sequence into phase changes that represent the bit sequence.
  • a demodulator at a receiver translates the phase changes to retrieve the bit sequence.
  • the demodulator may be monitored to determine whether the demodulator is properly demodulating the signal.
  • Known techniques for monitoring a demodulator are not satisfactory in certain situations. It is generally desirable to have satisfactory demodulator monitoring.
  • monitoring a demodulator includes repeating the following for each demodulating module of one or more demodulating modules of a demodulator: receiving a first signal and a second signal from a demodulating module; introducing a relative delay between the first signal and the second signal; and asynchronously sampling the first signal and the second signal to yield samples.
  • Image data representing the samples associated with the demodulating modules is generated. The image data indicates one or more mismatches of the demodulator.
  • a technical advantage of one embodiment may be that a demodulator may be monitored by asynchronously sampling demodulator signals at a rate lower than the data rate of the signals. Sampling at a lower rate may place less demand on the timing requirements of the monitoring system.
  • Another technical advantage of one embodiment may be that different types of mismatches of the demodulator may be detected. For example, a bit rate mismatch, a demodulator phase mismatch, a detector delay mismatch, and/or an amplitude imbalance may be detected.
  • FIGURES 1 through 10 of the drawings like numerals being used for like and corresponding parts of the various drawings.
  • FIGURE 1 is a block diagram illustrating one embodiment of a system 10 for communicating a signal according to a differential phase-shifted keying (DPSK) modulation technique.
  • features of a demodulator 32 of system 10 may be matched to provide effective demodulation.
  • the delay of the modulator arms of demodulator 32 may be matched with the inverse of the data rate of the signal.
  • a mismatch may occur if the features are not appropriately matched.
  • System 10 includes a monitoring system 36 that may monitor demodulator 32 to detect mismatches.
  • system 10 communicates signals.
  • a signal may refer to an optical signal transmitted as light pulses comprising photons.
  • An optical signal may have a frequency of approximately 1550 nanometers, and a data rate of, for example, 10, 20, 30, 40, or over 40 gigabits per second.
  • a signal may communicate information in packets.
  • a packet may comprise a bundle of data organized in a specific way for transmission.
  • a packet may carry any suitable information such as voice, data, audio, video, multimedia, other information, or any combination of the preceding.
  • System 10 includes components that may have any suitable elements operable to perform the operations of the component.
  • a component may comprise logic, an interface, a memory, or any suitable combination of the preceding.
  • Logic may refer to hardware, software, other logic, or any suitable combination of the preceding. Certain logic may manage the operation of a device, and may comprise, for example, a processor.
  • Processor may refer to any suitable device operable to execute instructions and manipulate data to perform operations.
  • Interface may refer to logic of a device operable to receive input for the device, send output from the device, perform suitable processing of the input or output or both, or any combination of the preceding, and may comprise one or more ports, conversion software, or both.
  • Memory may refer to logic operable to store and facilitate retrieval of information, and may comprise a Random Access Memory (RAM), a Read Only Memory (ROM), a magnetic drive, a disk drive, a Compact Disk (CD) drive, a Digital Video Disk (DVD) drive, a removable media storage, any other suitable data storage medium, or a combination of any of the preceding.
  • RAM Random Access Memory
  • ROM Read Only Memory
  • CD Compact Disk
  • DVD Digital Video Disk
  • system 10 includes a transmitter 20 operable to communicate a signal to a receiver 28.
  • Transmitter 20 includes a modulator 24 that encodes the signal according to DPSK modulation.
  • Receiver 28 includes a demodulator 32 that decodes the encoded signal and a monitoring system 36 that monitors demodulator 32.
  • modulator 24 receives a signal with input bits b k for time slots k. Modulator 24 encodes bits b k to yield modulated signal m k .
  • Modulator 24 may comprise any suitable modulator, for example, a Mach-Zehner modulator. Modulator 24 may have a light source that emits a continuous wave light beam, and may modulate the light beam to encodes bits b k .
  • Bits b k may be encoded according to DPSK modulation, where phase shifts between successive symbols represent bits b k .
  • 4-PSK, or differential quadrature phase-shifted keying (DQPSK) four phase differences are used to encode two bits per symbol.
  • phase shifts 0°, 90°, 180°, and -90° may be used to encode bit sequences "00", "01", "11", and "10", respectively.
  • Transmitter 20 transmits modulated signal m k to receiver 28.
  • Demodulator 32 of receiver 28 demodulates signal m k to recover bits b k .
  • demodulator 32 compares the phase shifts between successive symbols.
  • Demodulator 32 may split signal m k to yield multiple signals traveling on demodulator arms of demodulator 32.
  • a signal of the multiple signals may be delayed by one symbol to yield a delayed signal.
  • the delayed signal and a non-delayed signal may be overlapped to compare the phases of successive symbols. The phases may be compared by constructively and destructively interfering the overlapped signals.
  • Demodulator 32 may include photodetectors that detect the interference and generate a detector signal representing the interference.
  • features of demodulator 32 may be matched to provide effective demodulation.
  • a mismatch may occur when the features are not appropriately matched.
  • Monitoring system 36 may monitor demodulator 32 to detect mismatches.
  • Monitoring system 36 may monitor demodulator 32 for mismatches in any suitable manner. According to one embodiment, monitoring system 36 receives signals S i from demodulator 32. Monitoring system 36 introduces a relative delay between signals S 1 and S 2 - The delay allows for sampling at a point of the waveform of signal S 1 that does not correspond to the point of the waveform at which signal S 2 is sampled. For example, signal S 1 may be sampled at the peak of the waveform, while signal S 2 may be sampled at a point other than the peak of the waveform. Monitoring system 36 asynchronously samples the signals. Asynchronous sampling may refer to sampling at a rate that is not equivalent to the data rate, for example, less than the data rate. Monitoring system 36 then generates a graph of the samples, which may be used to detect mismatches. An example of monitoring system 36 is described in more detail with reference to FIGURE 2.
  • system 10 may be integrated or separated according to particular needs. Moreover, the operations of system 10 may be performed by more, fewer, or other devices. Additionally, operations of system 10 may be performed using any suitable logic. As used in this document, "each" refers to each member of a set or each member of a subset of a set.
  • FIGURE 2 is a block diagram illustrating an embodiment of a system 100 that includes monitoring system 36 that may be used with system 10 of FIGURE 1.
  • monitoring system 36 may monitor demodulator 32 of system 10 to detect mismatches of demodulator 32.
  • demodulator 32 may be used to demodulate a DPSK signal.
  • Demodulator 32 may include one or more demodulating modules 110. According to the illustrated embodiment, demodulator 32 includes a demodulating module 110. Demodulating module 110 includes an input 120, a coupler 122, demodulator arms 130, a symbol delay 124, a phase delay 126, a coupler 128, and photodetectors 132 coupled as shown. Input 120 receives an input signal, which may be encoded according to DPSK modulation. Coupler 124 splits the input signal to yield signals that travel along demodulator arms 130 to coupler 128.
  • Symbol delay 124 of demodulator arm 130a introduces a relative symbol delay between the signals.
  • the difference may be one symbol length, and may be selected to align the signals for constructive and destructive interference.
  • Phase delay 126 of demodulator arm 130b introduces a relative phase delay between the signals. The phase delay allows for comparison of the phases corresponding to successive symbols. Any suitable phase delay may be introduced, such as a phase delay that introduces a phase difference equivalent to the phase differences between phase levels.
  • Coupler 128 combines the signals from demodulator arms 130.
  • Photodetectors 132 detect constructive and destructive interference of the combined signals, and generate a detector signal representing the interference.
  • Photodetectors 132 may comprise photodiodes.
  • Monitoring system 36 may be used to detect mismatches of demodulator 32.
  • the delay of the demodulator arms of demodulator 32 may be matched to be approximately the inverse of the data rate.
  • a bit rate mismatch may occur if the delay of the demodulator arms is not approximately the inverse of the data rate.
  • the delay of the demodulator arms may be matched with the wavelength of the light source to yield satisfactory constructive and destructive interference.
  • a demodulator phase mismatch may occur if the delay of the demodulator arms does not match the wavelength of the laser.
  • the delays of the detector outputs may be matched to be substantially equivalent to yield a differential detector output.
  • a detector delay mismatch may occur if the delays of the detector outputs are not substantially equivalent.
  • the photodetectors may be matched to be substantially equally sensitive. An amplitude imbalance may indicate that the detectors are not approximately equally sensitive.
  • Monitoring system 36 may include one or more monitoring modules 140, where a monitoring module 140 monitors a demodulating module 110, and a display 164. According to the illustrated embodiment, monitoring system 36 includes a monitoring module 140.
  • monitoring module 140 includes signal paths 150, a delay 154, samplers 156, and a monitor processor 160 coupled as shown.
  • Paths 150 receive signals S i from photodetectors 132 of demodulator 32.
  • path 150a receives signal S 1 from photodetector 132a
  • path 150b receives signal S 2 from photodetector 132b.
  • Delay 154 introduces a relative delay between signals S 1 and S 2 by delaying signal S 1 .
  • the delay may allow for sampling of signals S 1 and S 2 at different points of their waveforms. For example, signal S 1 may be sampled at the peak of the waveform, while signal S 2 may be sampled at a point other than the peak of the waveform.
  • Any suitable delay may be introduced, for example, a delay of one bit for DPSK and a delay of two bits for DQPSK.
  • Samplers 156 sample signals S 1 and S 2 to collect samples of bit sequences over time.
  • samplers 156 asynchronously sample signals S 1 and S 2 .
  • Asynchronous sampling may refer to sampling at a sampling rate that is not equivalent to the data rate, for example, less than the data rate.
  • signals of a gigahertz data rate may be sampled may be sampled at a megahertz sampling rate. Since different points of the waveforms of signals S 1 and S 2 are being sampled, signals S 1 and S 2 can be sampled at a sampling rate that is less than the data rate.
  • Monitor processor 160 collects samples from samplers 156 in order to detect relative changes that may indicate mismatches. Monitor processor 160 may generate image data that represents the accumulation of samples over time. The image data may be used to generate a graph 168 that may indicate relative changes in the samples. Examples of graphs 168 are described in more detail with reference to FIGURES 4 through 10C.
  • Display 164 may comprise any suitable output device operable to output graph 168. Examples of display 164 may comprise a visual display, a printer, or other suitable device operable to output graph 168.
  • monitoring system 36 may be integrated or separated according to particular needs. Moreover, the operations of monitoring system 36 may be performed by more, fewer, or other devices. Additionally, operations of monitoring system 36 may be performed using any suitable logic.
  • FIGURE 3 is a block diagram illustrating another embodiment of a system 100 that includes monitoring system 36 that may be used in system 10 of FIGURE 1.
  • demodulator 32 may be used to demodulate a DQPSK signal.
  • demodulator 32 includes demodulating modules 110a and 110b.
  • Monitoring system 36 includes monitoring modules 140a and 140b.
  • Monitoring module 140a monitors demodulating module 110a
  • monitoring module 140b monitors demodulating module 110b.
  • FIGURES 4 through 10C illustrate examples of reference and test graphs.
  • a coordinate axis of a graph may correspond to a signal from a photodetector 132.
  • the x-coordinate axis may correspond to a signal from detector X
  • the y-coordinate axis may correspond to a signal from detector Y.
  • a coordinate axis may be used to represent the amplitude of the corresponding signal.
  • a reference graph may indicate appropriate matching of the features of demodulator 32, and may represent samples from an appropriately matched demodulator 32.
  • Test graphs may indicate the features of a monitored demodulator 32, and may represent samples from demodulator 32 operating under actual conditions. The test graphs may be compared with the reference graph to detect relative changes indicating mismatching.
  • FIGURE 4 illustrates an example of a reference graph 310 for a DPSK modulator 32. Corners 314 represent points (0,0), (0,1), (1,0), and (1,1) as shown. Axes 316 represent bit sequences from one point to another point. According to the illustrated embodiment, axes 316 represent bit sequences (0,0,1), (0,1,0), (1,0,0), (0,1,1), (1,0,1), and (1,1,0). For example, axis 316 from point (0,0) to point (0,1) represents bit sequence (0,0,1). Axis 316 representing bit sequence (p,q,r) may be expressed as axis p-q-r. Diagonal 316 from point (p,q) to point (r,s) may be expressed as diagonal pq-rs.
  • FIGURE 5 illustrates an example of a test graph 320 indicating an amplitude imbalance. Detectors may be matched to be substantially equally sensitive. An amplitude imbalance may indicate the detectors are not approximately equally sensitive.
  • axis 1-0-0 represents the amplitude range of detector X
  • axis 0-0-1 represents the amplitude range of detector Y.
  • Axis 1-0-0 is shorter than axis 0-0-1, indicating that detector X may be less sensitive than detector Y.
  • FIGURES 6A through 6C illustrate reference graph 310 and examples of test graphs 330 indicating bit rate mismatches.
  • the delay of the demodulator arms of demodulator 32 may be matched to be approximately the inverse of the data rate.
  • a bit rate mismatch may occur when the delay of the demodulator arms is not approximately the inverse of the data rate.
  • axis 0-1-0 (which coincides with axis 1-0-1) is substantially linear.
  • axes 0-1-0 are not substantially linear, indicating a bit rate mismatch.
  • Axis 0-1-0 of test graph 330a is curved towards point (0,0), indicating a negative mismatch.
  • test graph 330a indicates a -10% mismatch.
  • Axis 0-1-0 of test graph 330b is curved towards point (1,1), indicating a positive mismatch.
  • test graph 330b indicates a +10% mismatch.
  • Axes 0-1-1 and 1-1-0 of test graphs 330 also deviate from axes 0-1-1 and 1-1-0 of reference graph 310.
  • FIGURES 7A through 7C illustrate reference graph 310 and examples of test graphs 340 indicating demodulator phase mismatches.
  • the delay of the demodulator arms may be matched with the wavelength of the light source to yield satisfactory constructive and destructive interference.
  • a demodulator phase mismatch may occur if the delay of the demodulator arms does not match the wavelength of the laser.
  • axis 0-1-0 and diagonal 00-11 are substantially single lines. In test graphs 340, however, axes 0-1-0 and diagonals 00-11 are not substantially single lines, indicating a demodulator phase mismatch.
  • Each axis 0-1-0 of test graphs 340 forms an elongated ellipse from points (0,1) to (1,0) about a line from points (0,1) to (1,0).
  • Each diagonal 00-11 of test graphs 340 forms an elongated ellipse from points (0,0) to (1,1).
  • test graph 340a indicates a -10° mismatch
  • test graph 340b indicates a +10° mismatch.
  • test graphs 340 also deviate from axes 0-1-1 and 1-1-0 of reference graph 310.
  • FIGURES 8A through 8C illustrate reference graph 310 and examples of test graphs 350 indicating detector delay mismatches.
  • the delays of the detector outputs may be matched to be substantially equivalent to yield a differential detector output.
  • a detector delay mismatch may occur if the delays of the detector outputs are not substantially equivalent.
  • axis 0-1-0 and diagonal 00-11 are substantially single lines. Axes 0-1-1 and 1-1-0 of reference graph 310 also exhibit distinctive shapes. In test graphs 350, however, axes 0-1-0 and diagonals 00-11 are not substantially single lines, and axes 0-1-1 and 1-1-0 do not exhibit the distinctive shapes, indicating a detector delay mismatch.
  • test graph 350a In test graph 350a, axis 0-1-0 of forms an elongated ellipse from points (0,1) to (1,0), and diagonal 00-11 forms an elongated ellipse from points (0,0) to (1,1). Moreover, axes 0-1-1 and 1-1-0 are flattened in the direction indicated by axis 0-1-0, indicating a negative mismatch. In the example, test graph 350a indicates a -5 picosecond (ps) mismatch.
  • test graph 350b In test graph 350b, axis 0-1-0 of forms an elongated ellipse from points (0,1) to (1,0), and diagonal 00-11 forms an elongated ellipse from points (0,0) to (1,1). Moreover, axes 0-1-1 and 1-1-0 are flattened in the direction indicated by diagonal 00-11, indicating a positive mismatch. In the example, test graph 350a indicates a +5 ps mismatch.
  • FIGURES 9A through 9C illustrate illustrates examples of a reference graph 410 and test graphs 414 indicating demodulator phase mismatches for a DQPSK demodulator 32.
  • axes 420 and 422 are substantially singular lines.
  • axes 420 and 422 are not substantially singular lines, indicating demodulator phase mismatches.
  • axis 420 has an additional line 424a located in a direction of increasing x, indicating a negative mismatch.
  • test graph 414a indicates a -5° mismatch.
  • axis 420 has an additional line 424b located in a direction of decreasing x, indicating a positive mismatch.
  • test graph 414a indicates a +5° mismatch.
  • FIGURES 10A through 10C illustrate reference graph 410 and examples of test graphs 430 indicating detector delay mismatches for a DQPSK demodulator 32.
  • axes 420 and 422 are a specific distance apart.
  • axes 420 and 422 are not the specific distance apart, indicating detector delay mismatches.
  • test graph 430a the samples of axis 422 exhibit a great amount of scattering, more than that of axes 422 of reference graph 410 and of test graph 430b, indicating a negative mismatch.
  • test graph 430a indicates a -10 ps mismatch.
  • test graph 430b the samples of axis 422 exhibit a moderate amount of scattering, more than that of axis 422 of reference graph 410 but less than that of axis 422 of test graph 430b, indicating a positive mismatch.
  • test graph 430b indicates a +10 ps mismatch.
  • a technical advantage of one embodiment may be that a demodulator may be monitored by asynchronously sampling demodulator signals at a rate lower than the data rate of the signals. Sampling at a lower rate may place less demand on the timing requirements of the monitoring system.
  • Another technical advantage of one embodiment may be that different types of mismatches of the demodulator may be detected. For example, a bit rate mismatch, a demodulator phase mismatch, a detector delay mismatch, and/or an amplitude imbalance may be detected.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Optical Communication System (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)
EP07016392A 2006-10-03 2007-08-21 Erfassung von Fehlanpassungen in einem PSK-Empfänger Withdrawn EP1909445A2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US11/538,158 US7653124B2 (en) 2006-10-03 2006-10-03 Monitoring differential phase-shifted keying demodulation

Publications (1)

Publication Number Publication Date
EP1909445A2 true EP1909445A2 (de) 2008-04-09

Family

ID=38954290

Family Applications (1)

Application Number Title Priority Date Filing Date
EP07016392A Withdrawn EP1909445A2 (de) 2006-10-03 2007-08-21 Erfassung von Fehlanpassungen in einem PSK-Empfänger

Country Status (3)

Country Link
US (1) US7653124B2 (de)
EP (1) EP1909445A2 (de)
JP (1) JP2008092573A (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004030388A1 (de) * 2004-06-23 2006-01-26 Ormecon Gmbh Artikel mit einer Beschichtung von elektrisch leitfähigem Polymer und Verfahren zu deren Herstellung
US10700225B2 (en) 2013-05-22 2020-06-30 W&Wsens Devices, Inc. Microstructure enhanced absorption photosensitive devices
US10446700B2 (en) * 2013-05-22 2019-10-15 W&Wsens Devices, Inc. Microstructure enhanced absorption photosensitive devices
US10468543B2 (en) 2013-05-22 2019-11-05 W&Wsens Devices, Inc. Microstructure enhanced absorption photosensitive devices
US11121271B2 (en) 2013-05-22 2021-09-14 W&WSens, Devices, Inc. Microstructure enhanced absorption photosensitive devices
KR102358584B1 (ko) 2013-05-22 2022-02-04 시-위안 왕 마이크로구조-증강 흡수 감광성 디바이스

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4773083A (en) * 1985-11-08 1988-09-20 Raytheon Company QPSK demodulator
JPH04198927A (ja) * 1990-11-29 1992-07-20 Kokusai Denshin Denwa Co Ltd <Kdd> 光位相検波方式
JP3316723B2 (ja) * 1995-04-28 2002-08-19 三菱電機株式会社 受信装置の補償方法・受信装置及び送受信装置
JP4106136B2 (ja) * 1998-09-04 2008-06-25 新潟精密株式会社 通信装置の計測方式
US6377620B1 (en) * 1999-01-19 2002-04-23 Interdigital Technology Corporation Balancing amplitude and phase
US6396605B1 (en) 1999-01-26 2002-05-28 Trw Inc. Apparatus and method for tuning an optical interferometer
US6445477B1 (en) 1999-02-11 2002-09-03 Lucent Technologies Self-monitored light source for stable wavelength optical communications
US6469817B1 (en) 1999-06-18 2002-10-22 Trw Inc. Apparatus and method employing two optical signals for stabilizing an optical interferometer
JP2001007876A (ja) * 1999-06-23 2001-01-12 Matsushita Electric Ind Co Ltd ディジタル変復調方式モニタ装置
US7359314B2 (en) * 2001-12-26 2008-04-15 Hitachi, Ltd. Signal transmission system for transmitting a signal with a guard interval and a demodulation method thereof
US7333732B2 (en) * 2004-12-30 2008-02-19 Tyco Telecommunications (Us) Inc. Optical receiver
US7603045B2 (en) 2003-08-28 2009-10-13 Fujitsu Limited Method and system for automatic feedback control for fine tuning a delay interferometer
JP2005315858A (ja) * 2004-03-31 2005-11-10 Sun Tec Kk 光パルス評価装置およびインサービス光パルス評価装置
US7689133B2 (en) * 2005-02-28 2010-03-30 Fujitsu Limited Optical signal reception device and method of controlling optical signal reception
JP2008005402A (ja) * 2005-08-25 2008-01-10 Yokogawa Electric Corp 試験装置
US7440170B2 (en) * 2006-06-23 2008-10-21 Lucent Technologies Inc. Method and apparatus for monitoring optical signal-to-noise ratio

Also Published As

Publication number Publication date
US7653124B2 (en) 2010-01-26
JP2008092573A (ja) 2008-04-17
US20080080854A1 (en) 2008-04-03

Similar Documents

Publication Publication Date Title
JP4893409B2 (ja) 復調器
JP5458313B2 (ja) 光多値伝送システム
US6592274B2 (en) Transmission and reception of duobinary multilevel pulse-amplitude-modulated optical signals using finite-state machine-based encoder
EP1909445A2 (de) Erfassung von Fehlanpassungen in einem PSK-Empfänger
US20120281988A1 (en) Optical Transmission System
US9240843B1 (en) Method and apparatus for blind time skew compensation for coherent optical receivers
EP2047615B1 (de) Verfahren und vorrichtung zur erzeugung und erkennung optischer differentieller mehrstufiger phasenmodulation mit pulsweitenmodulationssignalen
US7272327B2 (en) Multi-detector detection of optical signals
US7676162B2 (en) Phase monitor used in optical receiver
US20080170862A1 (en) Monitoring Polarization Of A Signal Communicated According To Polarization Multiplexing
EP2219306A1 (de) Lichtfeldüberträger und lichtfeldübertragungssystem
US20110008059A1 (en) Digital equalization apparatus and method for coherent optical receiver
US6490069B1 (en) Transmission and reception of duobinary multilevel pulse-amplitude-modulated optical signals using subtraction-based encoder
US7912378B2 (en) Modulating a signal using a fractional phase modulator
EP0672320B1 (de) Ofdm-übertragung mit polarisationsmultiplex
JP5598958B2 (ja) 分周型光位相追尾型復調器
CN105490749A (zh) 一种偏振复用直接检测***及方法
EP2204928A1 (de) Verfahren und Vorrichtung zum Empfang eines OPFDM-DQPSK-Signals
EP2040398B1 (de) Verfahren und Vorrichtung für die kohärente Erfassung optischer Signale
JP4562657B2 (ja) 復調回路
EP2506458A1 (de) Kohärenter Transponder für optische PS-QPSK-Signale
EP1873565A2 (de) Demodulation eines Signals mittels eines 1-x-m-Kopplers
US20220182150A1 (en) Encoding and Decoding Communications Traffic in a Pulse Amplitude Modulation Format and Optical Apparatus for Same
KR102663493B1 (ko) Ofdm-mdpsk 기반 광 통신 시스템 및 방법
JPH11205241A (ja) 光ｐｓｋ信号の位相ダイバーシティ受信機用ａｆｃ回路

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC MT NL PL PT RO SE SI SK TR

AX Request for extension of the european patent

Extension state: AL BA HR MK RS

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN

18D Application deemed to be withdrawn

Effective date: 20130301