EP1872627A2 - Parameterizable digital pfc (power factor correlation) - Google Patents
Parameterizable digital pfc (power factor correlation)Info
- Publication number
- EP1872627A2 EP1872627A2 EP06723768A EP06723768A EP1872627A2 EP 1872627 A2 EP1872627 A2 EP 1872627A2 EP 06723768 A EP06723768 A EP 06723768A EP 06723768 A EP06723768 A EP 06723768A EP 1872627 A2 EP1872627 A2 EP 1872627A2
- Authority
- EP
- European Patent Office
- Prior art keywords
- link
- controller
- voltage
- lamp
- ballast
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
- H05B41/14—Circuit arrangements
- H05B41/26—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc
- H05B41/28—Circuit arrangements in which the lamp is fed by power derived from dc by means of a converter, e.g. by high-voltage dc using static converters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B41/00—Circuit arrangements or apparatus for igniting or operating discharge lamps
- H05B41/14—Circuit arrangements
- H05B41/36—Controlling
- H05B41/38—Controlling the intensity of light
- H05B41/39—Controlling the intensity of light continuously
- H05B41/392—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor
- H05B41/3921—Controlling the intensity of light continuously using semiconductor devices, e.g. thyristor with possibility of light intensity variations
Definitions
- the present invention relates to control gear for lamps, in particular to an electronic ballast for at least one gas discharge lamp, in particular a fluorescent lamp.
- High frequency filter which is connected to a rectifier circuit.
- the supply voltage directed by the rectifier circuit is supplied to a smoothing circuit for generating an intermediate circuit voltage (bus voltage).
- An inverter fed with the intermediate circuit voltage finally generates a high-frequency alternating voltage, which is applied to the load circuit with the gas discharge lamp arranged therein.
- the operation with the high-frequency AC voltage among other things, an increase in the luminous efficiency of the lamp result.
- By changing the operating frequency is also given the opportunity to operate the lamp in different levels of brightness (dimming).
- the invention relates in particular to electronic ballasts with a smoothing circuit (English: Power Factor Correction, PFC), which the the Inverter supplied DC link voltage
- DC link voltage regulated to a predetermined setpoint which is done by a arranged within the smoothing circuit control circuit. This compares the current value of the intermediate circuit voltage as an actual value with an internally specified value and accordingly controls the energy consumption of the ballast and thus the value of the intermediate circuit voltage.
- a control of the energy consumption is usually carried out with the aid of a controllable switching element.
- this smoothing circuit switching element can result in harmonics which "re-radiate" into the connected power supply, which means that the voltage and current at the input of the ballast diverge in phase and distortion occurs which results in the generation of harmonics generated by the ballast
- harmonics in the network can have a disruptive effect
- standards usually require that during normal operation of the gas discharge lamp the harmonics generated by an electronic ballast only "re-radiate” below a certain level into the network.
- the smoothing circuit should therefore be designed so that a divergence of the voltage and the current in terms of their phase is avoided as possible.
- EP 1189490 A1 The starting point of EP 1189490 A1 is accordingly an electronic ballast which is operated with constant supply voltage and constant power. So there is a non-dimmable electronic ballast.
- the present invention has now set itself the task of extending the flexibility of the smoothing circuit (PFC) such that it is particularly fair in terms of requirements for a dimmable electronic ballast.
- PFC smoothing circuit
- an electronic ballast for at least one gas discharge lamp, in particular a fluorescent lamp.
- the ballast is supplied with an input voltage and has a smoothing circuit controlled by an intermediate circuit voltage regulator for generating a regulated DC link voltage and an inverter stored with the DC link voltage. At least one lamp can be connected to the inverter.
- the ballast external commands such as dimming, can be supplied.
- the DC link controller has properties that depend on the applied commands.
- the properties of the DC link regulator are also possibly changed within the same operating state (preheating, ignition, normal operation), in particular when an external dimming value specification changes.
- the external commands are to be distinguished in this respect from the "internal" operating states, which according to EP 1 189 490 A1 cause different characteristics of the smoothing circuit.
- a controller can be assigned to the DC link controller, to which the external commands can be supplied and which transmits to the DC link controller dependent setpoints with respect to the dynamic characteristics or other properties of the DC link regulation.
- setpoints are, for example, values with regard to the DC link voltage, the time constants of the DC link controller and the permissible harmonics (THD).
- a bidirectional communication can take place between the controller and the DC link controller in which the DC link controller transmits to the controller operating parameters of the smoothing circuit. These operating parameters can be, for example, the type and / or the level of the applied input voltage and / or the intermediate circuit voltage.
- the controller can be software controlled.
- the controller may be connected to a memory in which a look-up table (LUT) is stored, the defined external commands, for example
- the controller can also determine the setpoint values for the DC link control, depending on the external commands, via implemented functions.
- the characteristics of the DC link regulator may also be adjustable depending on the type and / or the level of the input voltage of the electronic ballast.
- an electronic ballast (EVG) is provided, in which the DC link controller receives set values for the operation of the smoothing circuit from a software-controlled controller.
- EMG electronic ballast
- the addition of the software-controlled controller thus allows a much more flexible design of the electronic ballast in comparison to the prior art, which brings advantages in particular with dimmable but also with non-dimmable ballasts.
- the invention also relates to an electronic ballast for at least one gas discharge lamp, in particular a fluorescent lamp, with one supplied with an input voltage and controlled by an intermediate circuit voltage regulator
- Output is connected to a load circuit in which at least one lamp can be used, wherein - the intermediate circuit voltage controller directly or indirectly detects the output power of the load circuit, and the intermediate circuit voltage controller has properties that depend on the output power of the load circuit.
- the invention further relates to lamps with such ballasts, to methods for operating an electronic ballast and a computer software program product to support such methods.
- the invention also expressly relates to a microcontroller, as it can be used in such methods or ballasts.
- FIG. 1 shows a schematic representation of an electronic ballast for a fluorescent lamp with a digital DC link voltage controller.
- Fig. 1 In the schematic representation of the electronic ballast according to the invention shown in Fig. 1 was on the representation of the rectifier circuit, which is usually formed by a full-bridge rectifier omitted.
- the rectified mains voltage is supplied to the smoothing circuit, which is formed in the illustrated example by a boost converter, which consists of an inductor Ll, a diode Dl, a storage capacitor Cl and controlled by the DC link voltage regulator 1 switching elements in the form of a field effect transistor Sl.
- the intermediate circuit voltage V 2 provided by the smoothing circuit is supplied to a load circuit 2 containing the inverter 7 and the load circuit 8 with the gas discharge lamp LA arranged therein, which can be a fluorescent lamp.
- the current value of the intermediate circuit voltage V z is first detected via the input line 9.
- the intermediate circuit voltage V z could also be detected indirectly, for example via the input voltage.
- this analog value of the intermediate circuit voltage Vz is converted by an analog-to-digital converter 2 into a digital value u (k). The conversion takes place in each clock cycle of the intermediate circuit voltage regulator 1, wherein the clock is predetermined by a central clock in the form of a fixed-frequency oscillator 3.
- the clock signals of the clock generator 3 are also fed to a computer unit 5, which forms the core of the digital intermediate circuit voltage regulator 1, and to a control block 6 for driving the field-effect transistor Sl.
- the arithmetic unit 5 serves to calculate a control value y (k) in each clock cycle, which is transmitted to the control block 6. This sets the control value y (k) in a signal for operating the field effect transistor Sl and thus controls its on-time.
- the switching of the field effect transistor Sl takes place at a time at which no current flows through the diode Dl, as a result, the switching losses are reduced.
- a detection winding L2 which is inductively coupled to the inductance Ll of the boost converter. Locks the field effect transistor Sl, the current through the inductance Ll drops continuously until it reaches the zero point at a certain time.
- This Time is detected by means of the detection coil L2 of the control block L6 and the field effect transistor Sl switched through while avoiding switching losses again.
- the control value y (k) specifies how long the field effect transistor S1 is turned on. By the duration of the power consumption of the ballast and thus the amount of the provided intermediate circuit voltage V z is determined. However, it is also possible, instead of the switch-on time of the switch Sl, to change its duty cycle as a function of the current control value y (k).
- control value y (k) takes place not only on the basis of the current actual value u (k) of the intermediate circuit voltage V z , but also on the basis of the actual values and the control values in the previous clock cycles. Due to the digital properties, the control value y (k) is calculated according to a specific function, ideally after an infinite series. This infinite series consists of series members, which however in the present example are aborted after the third term in order to keep the effort for calculating the control value within an acceptable range. This means that the current control value y (k) is calculated, for example, using the following equation:
- y (k) al * y (k-l) + a2 * y (k-2) + bl * u (k) + b2 * u (k-l) + b3 * u (k-2)
- y (kl) and y (k-2) denote the values of the control value in the previous and pre-previous clock cycles, respectively, while the values u (kl) and u (k-2) denote the actual values in the previous and previous clock cycles, respectively ,
- u (kl) and u (k-2) denote the actual values in the previous and previous clock cycles, respectively .
- the parameters used to weight the individual row members determine the dynamic behavior of the DC link voltage regulator 1. Accordingly, by using different parameter sets for the control block 6 in calculating the control value y (k), the DC link voltage regulator 1 adapted to different requirements.
- the arithmetic unit 5 of the DC link regulator 1 is assigned an integrated controller 10, which communicates bidirectionally with the arithmetic unit 5 of the intermediate-time regulator 1 (see reference numeral 11).
- the controller 10 is connected to a memory 12. Via a digital interface 13, the controller 10 can receive digital commands, such as dimming value specifications, but also, for example, send status messages or error messages to a connected digital bus, for example with the DALI standard.
- digital commands such as dimming value specifications, but also, for example, send status messages or error messages to a connected digital bus, for example with the DALI standard.
- the DC link controller 1, the controller 10 with the interface 13 and the memory 12 may be embodied for example as an ASIC.
- the software-controlled controller 10 thus receives externally supplied digital commands via the interface 13. Furthermore, the arithmetic unit 5 of the DC link regulator 1 can report back status information or operating parameters to it. Typical examples of this feedback from the arithmetic unit 5 of the DC link regulator to the controller 10 are the type and / or level of the applied input voltage and the current value of the DC link voltage V z .
- Output power of the at least one lamp having load circuit can now the controller 10 of the arithmetic unit 5 of the DC link controller 1 to transmit setpoints for the operation.
- setpoints can, for example, affect the following parameters:
- the controller coefficients must be changed for small dimming values to adapt to the dynamics and stability requirements of the control.
- the T 0N ⁇ values for the switch can be preset and optimized from the table.
- the modulation of the T 0N values of the switch should be reduced for smaller input voltages.
- the DC link controller 1 is set via software depending on externally supplied commands, such as dimming values or feedback from DC link controllers. Furthermore, the DC link regulator can be set to the output power of the load circuit containing the lamp.
- the external default value is in this case, for example, a signal from a controller for the power of the output circuit.
- This setting is particularly important for dimmable electronic ballasts, which may experience static load changes due to variable lamp power compared to non-dimmable electronic ballasts.
- properties of the smoothing circuit it must be possible for properties of the smoothing circuit to be changed even in an operating phase, in particular during operation of the lamp in the ignited state.
- the maximum amplitude as well as the nature of the power supply can be measured according to the invention either directly (for example via the voltage divider and an AD converter). Alternatively, they can be detected indirectly using the following mathematical function:
- V 1n V z x T of f / T 0n + T off
- T Off is the switch-off duration of switch S1 and T 0n is the switch-on time of this switch.
- the controller 10 may also determine these specifications via implemented functions.
- the maximum value of the applied AC voltage can be decided on a specific geographical area (for example, Europe or USA).
- this indirect coverage of the geographic scope can be used to determine acceptable THD limits. Accordingly, then the specifications for the DC link control can be made such that the prevailing in the corresponding geographical area standards are met.
- the bus voltage setpoint specification can be adjusted depending on the height of the detected AC voltage, in principle, the rule applies that the bus voltage is set the higher, the higher the maximum amplitude of the applied AC voltage.
Landscapes
- Circuit Arrangements For Discharge Lamps (AREA)
- Discharge-Lamp Control Circuits And Pulse- Feed Circuits (AREA)
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP10182614.7A EP2296449B1 (en) | 2005-04-22 | 2006-03-27 | Parameterizable digital PFC (power factor correlation) |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE200510018775 DE102005018775A1 (en) | 2005-04-22 | 2005-04-22 | Electronic ballast for e.g. fluorescent lamp, has microcontroller assigned to intermediate circuit voltage regulator, where external instructions are applied to microcontroller, and properties of regulator depend on external instructions |
PCT/EP2006/002791 WO2006114175A2 (en) | 2005-04-22 | 2006-03-27 | Parameterizable digital pfc (power factor correlation) |
Related Child Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP10182614.7A Division EP2296449B1 (en) | 2005-04-22 | 2006-03-27 | Parameterizable digital PFC (power factor correlation) |
EP10182614.7 Division-Into | 2010-09-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1872627A2 true EP1872627A2 (en) | 2008-01-02 |
EP1872627B1 EP1872627B1 (en) | 2013-05-22 |
Family
ID=37027709
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP06723768.5A Not-in-force EP1872627B1 (en) | 2005-04-22 | 2006-03-27 | Parameterizable digital pfc (power factor correlation) |
EP10182614.7A Active EP2296449B1 (en) | 2005-04-22 | 2006-03-27 | Parameterizable digital PFC (power factor correlation) |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP10182614.7A Active EP2296449B1 (en) | 2005-04-22 | 2006-03-27 | Parameterizable digital PFC (power factor correlation) |
Country Status (5)
Country | Link |
---|---|
EP (2) | EP1872627B1 (en) |
CN (1) | CN101164383B (en) |
AU (1) | AU2006239627B2 (en) |
DE (1) | DE102005018775A1 (en) |
WO (1) | WO2006114175A2 (en) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7288902B1 (en) | 2007-03-12 | 2007-10-30 | Cirrus Logic, Inc. | Color variations in a dimmable lighting device with stable color temperature light sources |
US7667408B2 (en) | 2007-03-12 | 2010-02-23 | Cirrus Logic, Inc. | Lighting system with lighting dimmer output mapping |
DE102008057333A1 (en) | 2008-11-14 | 2010-05-20 | Tridonicatco Gmbh & Co. Kg | Adaptive PFC for lamp load circuit, in particular load circuit with LED |
US9155174B2 (en) | 2009-09-30 | 2015-10-06 | Cirrus Logic, Inc. | Phase control dimming compatible lighting systems |
FR2961967B1 (en) * | 2010-06-24 | 2012-07-20 | Continental Automotive France | METHOD FOR MANAGING THE POWER SUPPLY VOLTAGE OF AN AUTOMOTIVE VEHICLE ELECTRONIC COMPUTER |
US8729811B2 (en) | 2010-07-30 | 2014-05-20 | Cirrus Logic, Inc. | Dimming multiple lighting devices by alternating energy transfer from a magnetic storage element |
US8536799B1 (en) | 2010-07-30 | 2013-09-17 | Cirrus Logic, Inc. | Dimmer detection |
US9307601B2 (en) | 2010-08-17 | 2016-04-05 | Koninklijke Philips N.V. | Input voltage sensing for a switching power converter and a triac-based dimmer |
EP2609790A2 (en) | 2010-08-24 | 2013-07-03 | Cirrus Logic, Inc. | Multi-mode dimmer interfacing including attach state control |
DE102012206349A1 (en) | 2011-12-23 | 2013-06-27 | Tridonic Gmbh & Co Kg | Method and circuit arrangement for operating bulbs with load jump |
WO2013126836A1 (en) | 2012-02-22 | 2013-08-29 | Cirrus Logic, Inc. | Mixed load current compensation for led lighting |
DE102012017397A1 (en) * | 2012-04-13 | 2013-10-17 | Tridonic Gmbh & Co. Kg | A method of controlling a power factor correction circuit, power factor correction circuit, and lighting device driver |
US9184661B2 (en) | 2012-08-27 | 2015-11-10 | Cirrus Logic, Inc. | Power conversion with controlled capacitance charging including attach state control |
DE102012216047A1 (en) * | 2012-09-11 | 2014-03-13 | Tridonic Gmbh & Co. Kg | Setting of a power factor correction for load circuit with lamps |
WO2014152933A1 (en) | 2013-03-14 | 2014-09-25 | Cirrus Logic, Inc. | Controlled electronic system power dissipation via an auxiliary-power dissipation circuit |
AT15366U1 (en) * | 2016-04-07 | 2017-07-15 | Tridonic Gmbh & Co Kg | Method and circuit arrangement for the operation of lamps |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE4039161C2 (en) * | 1990-12-07 | 2001-05-31 | Zumtobel Ag Dornbirn | System for controlling the brightness and operating behavior of fluorescent lamps |
DE19708791C5 (en) * | 1997-03-04 | 2004-12-30 | Tridonicatco Gmbh & Co. Kg | Control circuit and electronic ballast with such a control circuit |
DE19708783C1 (en) * | 1997-03-04 | 1998-10-08 | Tridonic Bauelemente | Method and device for regulating the operating behavior of gas discharge lamps |
EP1189489B1 (en) * | 2000-09-15 | 2006-05-31 | TridonicAtco GmbH & Co. KG | Control circuit with configuration intput |
DE10120497B4 (en) | 2000-09-15 | 2015-10-15 | Tridonic Gmbh & Co Kg | Electronic ballast |
ATE349881T1 (en) * | 2000-09-15 | 2007-01-15 | Tridonicatco Gmbh & Co Kg | ELECTRONIC BALLAST WITH DIGITAL CONTROL UNIT |
-
2005
- 2005-04-22 DE DE200510018775 patent/DE102005018775A1/en not_active Withdrawn
-
2006
- 2006-03-27 WO PCT/EP2006/002791 patent/WO2006114175A2/en not_active Application Discontinuation
- 2006-03-27 EP EP06723768.5A patent/EP1872627B1/en not_active Not-in-force
- 2006-03-27 EP EP10182614.7A patent/EP2296449B1/en active Active
- 2006-03-27 CN CN2006800130155A patent/CN101164383B/en not_active Expired - Fee Related
- 2006-03-27 AU AU2006239627A patent/AU2006239627B2/en not_active Ceased
Non-Patent Citations (1)
Title |
---|
See references of WO2006114175A3 * |
Also Published As
Publication number | Publication date |
---|---|
EP2296449B1 (en) | 2016-03-16 |
DE102005018775A1 (en) | 2006-10-26 |
WO2006114175A3 (en) | 2007-01-11 |
CN101164383B (en) | 2012-07-04 |
EP1872627B1 (en) | 2013-05-22 |
AU2006239627A1 (en) | 2006-11-02 |
WO2006114175A2 (en) | 2006-11-02 |
AU2006239627B2 (en) | 2010-02-04 |
CN101164383A (en) | 2008-04-16 |
EP2296449A1 (en) | 2011-03-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP2296449B1 (en) | Parameterizable digital PFC (power factor correlation) | |
DE112009001290B4 (en) | Power supply device, light and vehicle | |
EP2837259B1 (en) | Method of operating a llc resonance converter for a light source, and corresponding converter and led power source | |
DE102012007478B4 (en) | Converter for a light source, LED converter and method for operating a converter | |
AT518059B1 (en) | LAMP TYPE IDENTIFICATION BY POWER FACTOR CORRECTION | |
EP2837092B1 (en) | Method for controlling a power factor correction circuit, power factor correction circuit and operating device for a lamp | |
EP2859652B1 (en) | Power factor correction circuit, control unit for an illuminant and method for controlling a power factor correction circuit | |
EP3350911B1 (en) | Pfc module for intermittent flow | |
DE102016107578B4 (en) | Operating circuit and method for operating at least one light source | |
DE10120497B4 (en) | Electronic ballast | |
DE10242326A1 (en) | Electronic ballast with power factor compensation/correction (PFC) for discharge lamps and method for reducing harmonics during operation of such ballast, with specified capacitor (dis)charging | |
EP1354500A1 (en) | Device and method for the multi-phase operation of a gas discharge or metal vapour lamp | |
WO2012083328A1 (en) | Operating device and method for operating gas discharge lamps | |
EP2474206B1 (en) | Active factor correction in current- or power-controlled operating devices for lighting devices | |
EP3069436B1 (en) | Power factor correction circuit, operating device for a lamp, and method for controlling a power factor correction circuit | |
EP3231253B1 (en) | Driver circuit with llc start-up control | |
WO2015144433A1 (en) | Power factor correction circuit (pfc) with thd correction | |
EP2425684B1 (en) | Power-controlled operating circuit for a lighting means and method for operating the same | |
EP2335457B1 (en) | Determination of lamp type or circuit topology for several lamps | |
AT13478U1 (en) | Operating device for a light source | |
DE102016202323A1 (en) | Driver circuit and method for driving an LED track | |
AT13442U1 (en) | Power factor correction circuit and operating device for a light source |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20070917 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
17Q | First examination report despatched |
Effective date: 20080305 |
|
DAX | Request for extension of the european patent (deleted) | ||
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: TRIDONIC GMBH & CO KG |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
RIN1 | Information on inventor provided before grant (corrected) |
Inventor name: MARENT, GUENTER |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IS IT LI LT LU LV MC NL PL PT RO SE SI SK TR |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: EP |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: REF Ref document number: 613773 Country of ref document: AT Kind code of ref document: T Effective date: 20130615 |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: FG4D Free format text: LANGUAGE OF EP DOCUMENT: GERMAN |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R096 Ref document number: 502006012880 Country of ref document: DE Effective date: 20130718 |
|
REG | Reference to a national code |
Ref country code: LT Ref legal event code: MG4D |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: PT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130923 Ref country code: LT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: SE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: GR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130823 Ref country code: ES Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130902 Ref country code: FI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: SI Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: IS Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130922 |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20130522 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BG Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130822 Ref country code: PL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LV Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CZ Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: DK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: SK Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: EE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: RO Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20140225 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R097 Ref document number: 502006012880 Country of ref document: DE Effective date: 20140225 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: LU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20140327 |
|
REG | Reference to a national code |
Ref country code: CH Ref legal event code: PL |
|
REG | Reference to a national code |
Ref country code: IE Ref legal event code: MM4A |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CH Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140331 Ref country code: IE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140327 Ref country code: LI Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140331 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 11 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: MC Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: CY Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: TR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20130522 Ref country code: HU Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT; INVALID AB INITIO Effective date: 20060327 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20170327 Year of fee payment: 12 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: AT Payment date: 20170328 Year of fee payment: 12 Ref country code: GB Payment date: 20170330 Year of fee payment: 12 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: BE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20140331 |
|
REG | Reference to a national code |
Ref country code: AT Ref legal event code: MM01 Ref document number: 613773 Country of ref document: AT Kind code of ref document: T Effective date: 20180327 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20180327 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R084 Ref document number: 502006012880 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: AT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180327 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180327 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20180331 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20190528 Year of fee payment: 14 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 502006012880 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20201001 |