EP1784863A1 - Power semiconductor module - Google Patents
Power semiconductor moduleInfo
- Publication number
- EP1784863A1 EP1784863A1 EP05754424A EP05754424A EP1784863A1 EP 1784863 A1 EP1784863 A1 EP 1784863A1 EP 05754424 A EP05754424 A EP 05754424A EP 05754424 A EP05754424 A EP 05754424A EP 1784863 A1 EP1784863 A1 EP 1784863A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- power semiconductor
- substrates
- substrate
- bottom plate
- semiconductor module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/162—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits the devices being mounted on two or more different substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
- H01L2224/0601—Structure
- H01L2224/0603—Bonding areas having different sizes, e.g. different heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Definitions
- the power semiconductor module includes
- the invention relates to a power semiconductor module with a thermally conductive bottom plate, on which at least four substrates are arranged, each substrate carrying at least one operating heat-dissipating power semiconductor component.
- semiconductor modules for switching high currents or high powers (hereinafter: power semiconductor modules)
- one or more semiconductor components (hereinafter also referred to as semiconductor chips) are usually applied to e.g. assembled from ceramic substrates.
- a power semiconductor module with a metallic bottom plate is disclosed in EP 0 584 668 A1.
- a plurality of substrates are symmetrically applied, which are electrically insulated from the bottom plate by an insulating layer lying therebetween.
- On the interconnects a plurality of power semiconductors connected in parallel are arranged symmetrically. The bottom plate can be pressed against the heat dissipation to a cooling surface not described in detail.
- EP 0 584 668 A1 addresses the problem of asymmetrical parasitic inductances in the case of unequal current paths. A structure of semiconductor devices on separate substrates, their mounting on a common base plate and their optimal cooling are not addressed.
- the power semiconductor module according to the invention thus comprises four or more substrates, on each of which at least one semiconductor component is connected. These substrates are in turn in good heat-conducting contact with the top of the bottom plate.
- An essential aspect of the invention is that the substrates are arranged in only one row. This allows a relatively substrate-like action of the pressure devices on the bottom plate.
- Pressure devices Eg spring-loaded fasteners but also Siri ⁇ gangsbohrungen for mounting screws into consideration.
- the pressure devices provided on both longitudinal sides of the bottom plate parallel to the substrate row can therefore press the bottom plate particularly homogeneously and with little tension on a suitable cooling surface.
- the cooling surface can be, for example, a surface of an air- or liquid-cooled heat sink.
- the underside of the bottom plate can thus be designed plan; namely, it does not have to cause any, or at least no such great compensation of the distances of the pressure devices to the substrates or their heat-generating power semiconductors, since these distances can be realized in any case significantly less than in the embodiment described above.
- each substrate preferably a plurality of power semiconductors may be electrically connected in parallel and the power semiconductor circuits thus constructed on the substrates may also be electrically connected in parallel. This makes it possible to switch particularly high currents.
- the substrates can be known per se known circuit variants such. Single switch, dual switch or full bridge circuits by the Substrat ⁇ layout or be realized by a corresponding interconnection.
- the substrates have a substantially angular shape and that in the region of each substrate corner a pressure device is provided and / or that in each case in the middle area of the substrate longitudinal edges opposite, edge-near pressure devices are provided. This results in a particularly uniform introduction of the pressure forces, which ensures low and homogeneous mechanical loading of the bottom plate or the substrates with minimized thermal resistance to the cooling surface.
- Figure 1 an inventive power semiconductor module in supervision
- FIG. 2 heat conduction-relevant distances in the case of a multi-row power semiconductor module compared to a module according to the invention in comparison.
- FIG. 1 shows a power semiconductor module 1 with a total of six electrically insulating substrates 2, 3, 4, 5, 6, 7.
- the substrates have a substantially identical layout, wherein a plurality of semiconductor components in the form of semiconductor chips (eg 8, 9) are arranged on each substrate and are electrically connected via bonding wires, not shown.
- the substrates are in turn connected in parallel in a manner not shown in detail.
- the substrates are mounted on the top 10 of a common base plate 11 made of copper or a metallic composite material (eg Al-SiC), arranged in a single row 12.
- the bottom plate 11 has contact pressure devices on its longitudinal sides IIa, IIb in two rows 13, 14 running close to the substrate, which are known to be regular spaced holes 15, 16 are realized. Through these holes penetrate screws, not shown, with which the power semiconductor module can be screwed onto the surface of a (not shown ge) heat sink.
- the substrates have a substantially rectangular shape and are thus positioned or the bores are produced such that a bore 15, 16 is located in the region of each substrate corner (for example 2a, 2b, 2c, 2d).
- bores 15 ', 16 may alternatively or additionally be provided in the respective central region (eg 17, 18 of the substrate 3) of the respective longitudinal edge 19, 20 of the substrate 3 This ensures that the contact forces and thus the contact pressure are introduced close to the substrate, which are produced by the screws penetrating through the bores 15, 16 or 15 ", 16".
- FIG. 2 shows a schematic detail of the conditions in a power semiconductor module 1 according to the invention (left part) and in a module 1 'with substrates (right part) arranged in two rows 21, 22 and two corresponding rows of pressing devices 25, 26.
- the relevant distance (a) is only about 70% of the corresponding distance (b) in the power semiconductor module 1 "with a double-row arrangement of the substrates This is the reason for the substantially improved initiation of the contact pressure devices generated contact pressure and the significantly reduced mechanical load of Boden ⁇ plate or substrates.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
The power semiconductor module (1) comprises a heat-conducting base plate (11) on which at least three substrates (2, 3, 4, 5, 6, 7) are placed, each substrate supporting at least one power semiconductor component (8, 9) that gives off heat generated during operation. In order to optimize a power semiconductor module of this type with regard to mechanical load and heat dissipation, the substrates (2, 3, 4, 5, 6, 7) are placed on the base plate (11) while being arranged in a single row (12), and pressing devices (15, 16), which are situated close to the substrate, are provided on both longitudinal sides (11a, 11b) of the base plate (11) while being arranged parallel to the row (12). The base plate can be pressed against a cooling surface by means of said pressing devices.
Description
Beschreibungdescription
LeistungshalbleitermodulThe power semiconductor module
Die Erfindung betrifft ein Leistungshalbleitermodul mit einer wärmeleitenden Bodenplatte, auf der mindestens vier Substrate angeordnet sind, wobei jedes Substrat mindestens ein Be¬ triebswärme abgebendes Leistungshalbleiterbauteil trägt .The invention relates to a power semiconductor module with a thermally conductive bottom plate, on which at least four substrates are arranged, each substrate carrying at least one operating heat-dissipating power semiconductor component.
In Halbleitermodulen zur Schaltung hoher Ströme bzw. hoher Leistungen (nachfolgend: Leistungshalbleitermodule) werden üblicherweise ein oder mehrere Halbleiterbauelemente (nach¬ folgend auch Halbleiterchips genannt) auf z.B. aus Keramik bestehenden Substraten montiert.In semiconductor modules for switching high currents or high powers (hereinafter: power semiconductor modules), one or more semiconductor components (hereinafter also referred to as semiconductor chips) are usually applied to e.g. assembled from ceramic substrates.
Ein Leistungshalbleitermodul mit einer metallischen Boden¬ platte geht aus der EP 0 584 668 Al hervor. Auf die Boden¬ platte sind symmetrisch mehrere Substrate aufgebracht, die durch eine dazwischen liegende Isolierschicht gegenüber der Bodenplatte elektrisch isoliert sind. Auf deren Leiterbahnen sind mehrere elektrisch parallel geschaltete Leistungshalb¬ leiter symmetrisch angeordnet. Die Bodenplatte ist zur Wärme¬ ableitung an eine nicht näher beschriebene Kühlfläche anpressbar.A power semiconductor module with a metallic bottom plate is disclosed in EP 0 584 668 A1. On the bottom plate, a plurality of substrates are symmetrically applied, which are electrically insulated from the bottom plate by an insulating layer lying therebetween. On the interconnects a plurality of power semiconductors connected in parallel are arranged symmetrically. The bottom plate can be pressed against the heat dissipation to a cooling surface not described in detail.
Die EP 0 584 668 Al widmet sich der Problematik unsymmetri¬ scher parasitärer Induktivitäten bei ungleichen Strompfaden. Ein Aufbau von Halbleiteranordnungen auf separaten Substra¬ ten, deren Montage auf einer gemeinsamen Bodenplatte und de- ren optimale Kühlung sind nicht angesprochen.EP 0 584 668 A1 addresses the problem of asymmetrical parasitic inductances in the case of unequal current paths. A structure of semiconductor devices on separate substrates, their mounting on a common base plate and their optimal cooling are not addressed.
Es ist zunehmend üblich, Leistungshalbleiter auf separaten Substraten anzuordnen, diese auf einer gemeinsamen Bodenplat-
te zu montieren und über die Bodenplatte zu kühlen. Bei der der EP 0 584 668 Al entnehmbaren Substratanordnung würde sich eine sehr inhomogene Verteilung des Anpressdrucks zwischen Bodenplatte und korrespondierender Kühlfläche ergeben. Es ist denkbar, einen von im Randbereich der Substrate durch An¬ pressvorrichtungen erzeugten Anpressdruck durch eine ballige Gestaltung der Bodenplattenunterseite über die gesamte Boden¬ platte zu vergleichmäßigen. Eine ballige Ausgestaltung der Bodenplattenunterseite ist jedoch fertigungstechnisch aufwen- dig, damit teuer und führt in montiertem Zustand zu mechani¬ schen Spannungen in der Bodenplatte.It is increasingly common to arrange power semiconductors on separate substrates, these on a common Bodenplat- te and to cool over the bottom plate. In the case of the substrate arrangement which can be removed from EP 0 584 668 A1, a very inhomogeneous distribution of the contact pressure between the base plate and the corresponding cooling surface would result. It is conceivable to even out a contact pressure generated by pressing devices in the edge region of the substrates by means of a crowned design of the bottom plate underside over the entire bottom plate. However, a convex configuration of the underside of the bottom plate is expensive to manufacture, thus expensive and, in the assembled state, leads to mechanical stresses in the bottom plate.
Der vorliegenden Erfindung liegt daher die Aufgabe zugrunde, ein Leistungshalbleitermodul mit einer Bodenplatte und min- destens vier darauf montierten, Leistungshalbleiter tragenden Substraten hinsichtlich der mechanischen Belastung und der Wärmeableitung zu optimieren.It is therefore the object of the present invention to optimize a power semiconductor module with a bottom plate and at least four substrates carrying power semiconductors mounted thereon with regard to the mechanical load and the heat dissipation.
Diese Aufgabe wird gelöst durch ein Leistungshalbleitermodul mit den Merkmalen des Patentanspruchs 1. Bevorzugte Ausges¬ taltungen des Erfindungsgedankens sind Gegenstand der Unter¬ ansprüche und des Ausführungsbeispiels.This object is achieved by a power semiconductor module having the features of patent claim 1. Preferred embodiments of the concept of the invention are the subject of the dependent claims and the exemplary embodiment.
Das erfindungsgemäße Leistungshalbleitermodul umfasst also vier oder mehr Substrate, auf denen jeweils mindestens ein Halbleiterbauelement verschaltet ist. Diese Substrate sind ihrerseits in gut wärmeleitendem Kontakt mit der Oberseite der Bodenplatte.The power semiconductor module according to the invention thus comprises four or more substrates, on each of which at least one semiconductor component is connected. These substrates are in turn in good heat-conducting contact with the top of the bottom plate.
Ein wesentlicher Aspekt der Erfindung besteht darin, dass die Substrate in nur einer Reihe angeordnet sind. Damit ist ein relativ substratnahes Einwirken der Andruckvorrichtungen auf die Bodenplatte ermöglicht. Als Andruckvorrichtungen kommen
z.B. federbeaufschlagte Verbindungselemente aber auch Durch¬ gangsbohrungen für Montageschrauben in Betracht.An essential aspect of the invention is that the substrates are arranged in only one row. This allows a relatively substrate-like action of the pressure devices on the bottom plate. Come as pressure devices Eg spring-loaded fasteners but also Durch¬ gangsbohrungen for mounting screws into consideration.
Die an beiden Längsseiten der Bodenplatte parallel zu der Substratreihe vorgesehenen Andruckvorrichtungen können des¬ halb die Bodenplatte besonders homogen und spannungsarm an eine geeignete Kühlfläche anpressen. Die Kühlfläche kann bei¬ spielsweise eine Oberfläche eines luft- oder flüssigkeitsge- kühlten Kühlkörpers sein.The pressure devices provided on both longitudinal sides of the bottom plate parallel to the substrate row can therefore press the bottom plate particularly homogeneously and with little tension on a suitable cooling surface. The cooling surface can be, for example, a surface of an air- or liquid-cooled heat sink.
Die Unterseite der Bodenplatte kann somit plan ausgebildet sein; sie muss nämlich keine, zumindest aber keine so starke Kompensation der Abstände der Andruckvorrichtungen zu den Substraten bzw. deren Wärme erzeugenden Leistungshalbleitern bewirken, da diese Abstände jedenfalls deutlich geringer als bei der eingangs geschilderten Ausgestaltung realisierbar sind. Damit ist ein wesentlich günstiger herstellbares Modul geschaffen, das dennoch eine verbesserte Wärmeableitung von den Leistungshalbleitern zu der Kühlfläche gewährleistet.The underside of the bottom plate can thus be designed plan; namely, it does not have to cause any, or at least no such great compensation of the distances of the pressure devices to the substrates or their heat-generating power semiconductors, since these distances can be realized in any case significantly less than in the embodiment described above. This creates a much cheaper manufacturable module, which nevertheless ensures improved heat dissipation from the power semiconductors to the cooling surface.
Auf jedem Substrat können bevorzugt mehrere Leistungshalblei¬ ter elektrisch parallel geschaltet sein und die so auf den Substraten aufgebauten Leistungshalbleiterschaltungen eben¬ falls elektrisch parallel geschaltet sein. Damit lassen sich besonders hohe Ströme schalten. Auf den Substraten können an sich bekannte Schaltungsvarianten wie z.B. Einzelschalter, Dualschalter oder Vollbrückenschaltungen durch das Substrat¬ layout bzw. durch eine entsprechende Verschaltung realisiert sein.On each substrate, preferably a plurality of power semiconductors may be electrically connected in parallel and the power semiconductor circuits thus constructed on the substrates may also be electrically connected in parallel. This makes it possible to switch particularly high currents. On the substrates can be known per se known circuit variants such. Single switch, dual switch or full bridge circuits by the Substrat¬ layout or be realized by a corresponding interconnection.
Weitere vorteilhafte Ausgestaltungen der Erfindung sehen vor, dass die Substrate eine im Wesentlichen eckige Form aufweisen und dass im Bereich jeder Substratecke eine Andruckvorrich-
tung vorgesehen ist und/oder dass jeweils im mittleren Be¬ reich der Substratlängskanten sich gegenüberliegende, kanten¬ nahe Andruckvorrichtungen vorgesehen sind. Dadurch erfolgt eine besonders gleichmäßige Einleitung der Andruckkräfte, was für geringe und homogene mechanische Belastung der Bodenplat¬ te bzw. der Substrate bei minimiertem Wärmewiderstand zur Kühlfläche hin sorgt.Further advantageous embodiments of the invention provide that the substrates have a substantially angular shape and that in the region of each substrate corner a pressure device is provided and / or that in each case in the middle area of the substrate longitudinal edges opposite, edge-near pressure devices are provided. This results in a particularly uniform introduction of the pressure forces, which ensures low and homogeneous mechanical loading of the bottom plate or the substrates with minimized thermal resistance to the cooling surface.
Die Erfindung wird nachfolgend anhand einer Zeichnung bei- spielhaft weiter erläutert; es zeigen:The invention will now be explained by way of example with reference to a drawing; show it:
Figur 1: ein erfindungsgemäßes Leistungshalbleitermodul in Aufsicht undFigure 1: an inventive power semiconductor module in supervision and
Figur 2: wärmeleitungsrelevante Abstände bei einem mehrrei¬ higen Leistungshalbleitermodul gegenüber einem er¬ findungsgemäßen Modul im Vergleich.FIG. 2: heat conduction-relevant distances in the case of a multi-row power semiconductor module compared to a module according to the invention in comparison.
Figur 1 zeigt ein Leistungshalbleitermodul 1 mit insgesamt sechs elektrisch isolierenden Substraten 2, 3, 4, 5, 6, 7. Die Substrate haben ein im Wesentlichen identisches Layout, wobei auf jedem Substrat mehrere Halbleiterbauelemente in Form von Halbleiterchips (z.B. 8, 9) angeordnet und über nicht dargestellte Bonddrähte elektrisch verschaltet sind. Die Substrate sind ihrerseits in nicht näher gezeigter Weise elektrisch parallel geschaltet.FIG. 1 shows a power semiconductor module 1 with a total of six electrically insulating substrates 2, 3, 4, 5, 6, 7. The substrates have a substantially identical layout, wherein a plurality of semiconductor components in the form of semiconductor chips (eg 8, 9) are arranged on each substrate and are electrically connected via bonding wires, not shown. The substrates are in turn connected in parallel in a manner not shown in detail.
Die Substrate sind auf der Oberseite 10 einer gemeinsamen, aus Kupfer oder einem metallischen Verbundwerkstoff (z.B. Al- SiC) bestehenden Bodenplatte 11 montiert und dabei in einer einzigen Reihe 12 angeordnet. Die Bodenplatte 11 weist an ih¬ ren Längsseiten IIa, IIb in zwei substratnah verlaufenden Reihen 13, 14 Anpressvorrichtungen auf, die als regelmäßig
beabstandete Bohrungen 15, 16 realisiert sind. Durch diese Bohrungen dringen nicht gezeigte Schrauben, mit denen das Leistungshalbleitermodul auf die Oberfläche eines (nicht ge¬ zeigten) Kühlkörpers geschraubt werden kann.The substrates are mounted on the top 10 of a common base plate 11 made of copper or a metallic composite material (eg Al-SiC), arranged in a single row 12. The bottom plate 11 has contact pressure devices on its longitudinal sides IIa, IIb in two rows 13, 14 running close to the substrate, which are known to be regular spaced holes 15, 16 are realized. Through these holes penetrate screws, not shown, with which the power semiconductor module can be screwed onto the surface of a (not shown ge) heat sink.
Man erkennt, dass die Substrate eine im Wesentlichen recht¬ eckige Form haben und so platziert bzw. die Bohrungen so er¬ zeugt sind, dass sich im Bereich jeder Substratecke (z.B. 2a, 2b, 2c, 2d) eine Bohrung 15, 16 befindet. Wie nur beispiel- haft bei den Substraten 3 und 4 angedeutet, können alternativ oder zusätzlich auch Bohrungen 15', 16" im jeweils mittleren Bereich (z.B. 17, 18 des Substrats 3) der jeweiligen Längs¬ kante 19, 20 des Substrats 3 vorgesehen sein. Damit ist für eine substratnahe Einleitung der Anpresskräfte und damit des Anpressdrucks gesorgt, den die durch die Bohrungen 15, 16 bzw. 15", 16" dringenden Schrauben erzeugen.It can be seen that the substrates have a substantially rectangular shape and are thus positioned or the bores are produced such that a bore 15, 16 is located in the region of each substrate corner (for example 2a, 2b, 2c, 2d). As is indicated only by way of example in the case of the substrates 3 and 4, bores 15 ', 16 "may alternatively or additionally be provided in the respective central region (eg 17, 18 of the substrate 3) of the respective longitudinal edge 19, 20 of the substrate 3 This ensures that the contact forces and thus the contact pressure are introduced close to the substrate, which are produced by the screws penetrating through the bores 15, 16 or 15 ", 16".
Figur 2 zeigt schematisch ausschnittsweise die Verhältnisse bei einem erfindungsgemäßen Leistungshalbleitermodul 1 (lin- ker Teil) und bei einem Modul 1' mit in zwei Reihen 21, 22 angeordneten Substraten (rechter Teil) und zwei entsprechen¬ den Reihen von Anpressvorrichtungen 25, 26. Man erkennt, dass die vergleichbaren Abstände (a) bzw. (b) zwischen jeweils ei¬ ner Anpressvorrichtung 15 bzw. 25 und einem Wärme erzeugenden Halbleiterchip 8, 28 auf einem annähernd identischen SubstratFIG. 2 shows a schematic detail of the conditions in a power semiconductor module 1 according to the invention (left part) and in a module 1 'with substrates (right part) arranged in two rows 21, 22 and two corresponding rows of pressing devices 25, 26. Man recognizes that the comparable distances (a) and (b) between each ei¬ ner pressing device 15 or 25 and a heat-generating semiconductor chip 8, 28 on an approximately identical substrate
3, 23 erheblich variieren. Bei dem erfindungsgemäßen Leis¬ tungshalbleitermodul beträgt der relevante Abstand (a) nur ca. 70% des entsprechenden Abstandes (b) bei dem Leistungs- halbleitermodul 1" mit zweireihiger Anordnung der Substrate. Dies ist der Grund für die wesentlich verbesserte Einleitung der von den Anpressvorrichtungen erzeugten Anpresskräfte und die wesentlich verminderte mechanische Belastung der Boden¬ platte bzw. der Substrate.
Bezugszeichenliste :3, 23 vary considerably. In the case of the power semiconductor module according to the invention, the relevant distance (a) is only about 70% of the corresponding distance (b) in the power semiconductor module 1 "with a double-row arrangement of the substrates This is the reason for the substantially improved initiation of the contact pressure devices generated contact pressure and the significantly reduced mechanical load of Boden¬ plate or substrates. List of reference numbers:
1 Leistungshalbleitermodul1 power semiconductor module
1' Modul1 'module
2, 3 , 4, 5, 6, 7 Substrat2, 3, 4, 5, 6, 7 substrate
2a, 2b, 2c, 2d Substratecke2a, 2b, 2c, 2d Substrate corner
8, 9 Halbleiterchip8, 9 semiconductor chip
10 Oberseite10 top
11 Bodenplatte11 base plate
IIa, IIb LängsseiteIIa, IIb longitudinal side
12 Reihe12 series
13, 14 Reihe13, 14 series
15, 16 Bohrung (AnpressVorrichtung)15, 16 hole (pressure device)
15', 16' Bohrung (Anpressvorrichtung)15 ', 16' bore (pressure device)
17, 18 mittlerer Bereich17, 18 mid-range
19, 20 Längskante19, 20 longitudinal edge
21, 22 Reihe21, 22 series
23 Substrat23 substrate
25, 26 (Bohrung) Anpressvorrichtung25, 26 (hole) Pressing device
28 Leistungshalbleiter28 power semiconductors
(a) , (b) Abstand
(a), (b) distance
Claims
1. Leistungshalbleitermodul (1) mit einer Wärme leitenden Bodenplatte (11) , auf der mindestens vier Substrate (2, 3, 4, 5, 6, 7) angeordnet sind, wobei je¬ des Substrat mindestens ein Betriebswärme abgebendes Leis¬ tungshalbleiterbauteil (8, 9) trägt, wobei die Substrate (2, 3, 4, 5, 6, 7) auf der Bodenplatte (11) in einer einzigen Reihe (12) angeordnet sind und an beiden Längsseiten (IIa, IIb) der Bodenplatte (11) paral¬ lel zu der Reihe (12) substratnah Andruckvorrichtungen (15, 16) vorgesehen sind, mittels derer die Bodenplatte (11) an eine Kühlfläche anpressbar ist.1. power semiconductor module (1) with a heat-conducting bottom plate (11) on which at least four substrates (2, 3, 4, 5, 6, 7) are arranged, wherein each of the substrate at least one operating heat dissipating power semiconductor component (8 , 9), wherein the substrates (2, 3, 4, 5, 6, 7) on the bottom plate (11) in a single row (12) are arranged and on both longitudinal sides (IIa, IIb) of the bottom plate (11) Paral¬ lel to the series (12) near the substrate pressure devices (15, 16) are provided, by means of which the bottom plate (11) can be pressed against a cooling surface.
2. Leistungshalbleitermodul nach Anspruch 1, wobei die Substrate (2, 3, 4, 5, 6, 7) eine im Wesentlichen eckige Form aufweisen und im Bereich jeder Substratecke (2a, 2b, 2c, 2d) eine Andruckvorrichtung (15, 16) vorgesehen ist.2. Power semiconductor module according to claim 1, wherein the substrates (2, 3, 4, 5, 6, 7) have a substantially angular shape and in the region of each substrate corner (2a, 2b, 2c, 2d) a pressure device (15, 16) is provided.
3. Leistungshalbleitermodul- nach Anspruch 1, wobei jeweils im mittleren Bereich (17, 18) der Substratlängskanten (19, 20) sich gegenüberliegende, kantennahe Andruckvorrich¬ tungen (15", 16') vorgesehen sind. 3. Leistungshalbleitermodul- according to claim 1, wherein each in the central region (17, 18) of the substrate longitudinal edges (19, 20) opposite, edge near Andruckvorrich¬ lines (15 ", 16 ') are provided.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102004042367A DE102004042367B4 (en) | 2004-09-01 | 2004-09-01 | The power semiconductor module |
PCT/EP2005/005505 WO2006024330A1 (en) | 2004-09-01 | 2005-05-20 | Power semiconductor module |
Publications (1)
Publication Number | Publication Date |
---|---|
EP1784863A1 true EP1784863A1 (en) | 2007-05-16 |
Family
ID=34970880
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP05754424A Withdrawn EP1784863A1 (en) | 2004-09-01 | 2005-05-20 | Power semiconductor module |
Country Status (5)
Country | Link |
---|---|
US (1) | US7968988B2 (en) |
EP (1) | EP1784863A1 (en) |
JP (1) | JP4759716B2 (en) |
DE (1) | DE102004042367B4 (en) |
WO (1) | WO2006024330A1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10352671A1 (en) | 2003-11-11 | 2005-06-23 | eupec Europäische Gesellschaft für Leistungshalbleiter mbH | power module |
JP5550225B2 (en) * | 2008-09-29 | 2014-07-16 | セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー | Circuit equipment |
US10134718B2 (en) * | 2015-07-09 | 2018-11-20 | Mitsubishi Electric Corporation | Power semiconductor module |
JP7070661B2 (en) | 2018-03-20 | 2022-05-18 | 富士電機株式会社 | Semiconductor device |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1104025A1 (en) * | 1999-05-11 | 2001-05-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
WO2003021680A2 (en) * | 2001-09-01 | 2003-03-13 | Eupec Gmbh | Power semiconductor module |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0584668B1 (en) * | 1992-08-26 | 1996-12-18 | eupec Europäische Gesellschaft für Leistungshalbleiter mbH & Co. KG | Semi-conductor power module |
DE4338107C1 (en) * | 1993-11-08 | 1995-03-09 | Eupec Gmbh & Co Kg | Semiconductor module |
JP3316714B2 (en) * | 1994-05-31 | 2002-08-19 | 三菱電機株式会社 | Semiconductor device |
DE59509057D1 (en) * | 1994-11-07 | 2001-04-05 | Eupec Gmbh & Co Kg | Bridge module |
JP3269745B2 (en) * | 1995-01-17 | 2002-04-02 | 株式会社日立製作所 | Modular semiconductor device |
KR100272737B1 (en) * | 1998-01-09 | 2001-01-15 | 윤종용 | reel printed circuit board and chip on board packages using the reel printed circuit board |
DE19942915A1 (en) * | 1999-09-08 | 2001-03-15 | Still Gmbh | Power semiconductor module |
US6416332B1 (en) * | 2000-12-20 | 2002-07-09 | Nortel Networks Limited | Direct BGA socket for high speed use |
JP3997730B2 (en) * | 2001-06-20 | 2007-10-24 | 株式会社日立製作所 | Power conversion apparatus and moving body equipped with the same |
DE10139287A1 (en) * | 2001-08-09 | 2003-03-13 | Bombardier Transp Gmbh | Semiconductor module |
DE10231219C1 (en) * | 2002-07-11 | 2003-05-22 | Semikron Elektronik Gmbh | Semiconductor relay has ceramic substrate carrying semiconductor elements, 2-part housing enclosing connection elements, heat sink base and control device |
JP4063091B2 (en) * | 2003-01-28 | 2008-03-19 | 株式会社日立製作所 | Power semiconductor module |
-
2004
- 2004-09-01 DE DE102004042367A patent/DE102004042367B4/en active Active
-
2005
- 2005-05-20 WO PCT/EP2005/005505 patent/WO2006024330A1/en active Application Filing
- 2005-05-20 JP JP2007528623A patent/JP4759716B2/en active Active
- 2005-05-20 EP EP05754424A patent/EP1784863A1/en not_active Withdrawn
-
2007
- 2007-03-01 US US11/680,881 patent/US7968988B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1104025A1 (en) * | 1999-05-11 | 2001-05-30 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor device |
WO2003021680A2 (en) * | 2001-09-01 | 2003-03-13 | Eupec Gmbh | Power semiconductor module |
Non-Patent Citations (1)
Title |
---|
See also references of WO2006024330A1 * |
Also Published As
Publication number | Publication date |
---|---|
WO2006024330A1 (en) | 2006-03-09 |
JP2008511974A (en) | 2008-04-17 |
DE102004042367B4 (en) | 2008-07-10 |
DE102004042367A1 (en) | 2006-03-09 |
JP4759716B2 (en) | 2011-08-31 |
US20070205500A1 (en) | 2007-09-06 |
US7968988B2 (en) | 2011-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE102004018469B3 (en) | Power semiconductor circuit | |
DE102004018476B4 (en) | Power semiconductor arrangement with contacting film and pressing device | |
EP1450404B1 (en) | Assembly in pressure contact with a power semiconductor module | |
DE4330070A1 (en) | Semiconductor module for power transistor, IGBT, GTO etc. - has thickness of main support plate over 2.5 times max. thickness of inner support plates | |
DE10397020B4 (en) | Workholding fixture with temperature control unit having spacers between layers providing clearance for thermoelectric modules and method of holding a work piece | |
EP0901166A1 (en) | Power semiconductor device module with submodules having integrated coolers | |
EP2203937B1 (en) | Method for producing an electronic circuit composed of sub-circuits | |
DE3783266T2 (en) | DETACHABLE MOUNTING SYSTEM FOR SEMICONDUCTORS ON A CONDUCTIVE SUBSTRATE. | |
WO2006024330A1 (en) | Power semiconductor module | |
EP0376100B1 (en) | Method and lead frame for mounting a semiconductor | |
WO2005106954A2 (en) | Power semiconductor circuit and method for producing a power semiconductor circuit | |
WO2020221862A1 (en) | Compact power electronics module with increased cooling surface | |
EP3751602A1 (en) | Insulated metal substrate for a power electronic module | |
EP1429384A1 (en) | Circuit for semiconductor devices and method for producing the same | |
EP2534685B1 (en) | Scalable construction for lateral semiconductor components having high current-carrying capacity | |
DE19648492A1 (en) | Three=dimensional multi-chip module, e.g. memory module | |
WO2008040296A1 (en) | Optoelectronic component | |
DE19609929A1 (en) | Power semiconductor module with base plate | |
EP2053654B1 (en) | Cooled multichip module | |
EP2193544B1 (en) | Device for cooling electronic components | |
DE102014203310A1 (en) | electronic module | |
DE10125697B4 (en) | Power semiconductor module and method for manufacturing a power semiconductor module | |
DE102004035746B4 (en) | The power semiconductor module | |
DE10334761B4 (en) | Electronic circuit device | |
WO2024002568A1 (en) | Power electronics assembly comprising power modules that can be fitted with components |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20070207 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE |
|
DAX | Request for extension of the european patent (deleted) | ||
17Q | First examination report despatched |
Effective date: 20071107 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20131203 |