EP1257995A1 - Method for compensating a perturbed capacitive circuit and application to matrix display device - Google Patents
Method for compensating a perturbed capacitive circuit and application to matrix display deviceInfo
- Publication number
- EP1257995A1 EP1257995A1 EP01909889A EP01909889A EP1257995A1 EP 1257995 A1 EP1257995 A1 EP 1257995A1 EP 01909889 A EP01909889 A EP 01909889A EP 01909889 A EP01909889 A EP 01909889A EP 1257995 A1 EP1257995 A1 EP 1257995A1
- Authority
- EP
- European Patent Office
- Prior art keywords
- impedance
- lines
- operational amplifier
- circuit
- columns
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/04—Structural and physical details of display devices
- G09G2300/0421—Structural details of the set of electrodes
- G09G2300/043—Compensation electrodes or other additional electrodes in matrix displays related to distortions or compensation signals, e.g. for modifying TFT threshold voltage in column driver
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2300/00—Aspects of the constitution of display devices
- G09G2300/08—Active matrix structure, i.e. with use of active elements, inclusive of non-linear two terminal elements, in the pixels together with light emitting or modulating elements
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0209—Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
- G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
- G09G3/3655—Details of drivers for counter electrodes, e.g. common electrodes for pixel capacitors or supplementary storage capacitors
Definitions
- the present invention relates to an improvement to the method for compensating a disturbed capacitive circuit. It relates more particularly to a method for compensating for capacitive disturbances in a matrix display screen.
- the present invention also relates to the application of this method to matrix display screens, more particularly to display screens of the active matrix type. It therefore relates to a potential compensation device for display screen controlled by a network of electrodes arranged in lines. and in columns These are more particularly active matrix liquid crystal screens, but other screens of the same type can also be used such as LCOS screens or screens operating on the same principle.
- the present invention will be described with reference to a display screen of the liquid crystal screen or active matrix LCD type. But it can also be applied to any disturbed capacitive system which requires compensation, this being carried out without adding a specific measurement line, but using a conducting plane such as the counter-electrode of an active matrix LCD screen. , already present by construction in the capacitive system
- a display screen of the active matrix liquid crystal screen type this consists, in known manner, of a set of parallel lines and of a set of parallel columns arranged perpendicular to each other to which are connected via a switching means such as a TFT transistor image elements or pixels.
- This type of screen can operate sequentially, the rows being activated one after the other while the data are displayed on the columns or vice versa.
- sequential line-by-line operation the ordering the lines imposes a first selection potential on the chosen line, the other lines being related to a reference potential.
- the control-column circuits impose on all the columns a potential function of the data to be displayed.
- the compensation circuit used consists of an operational amplifier 2, one input of which, namely the negative input 3, is connected via an impedance, namely the resistance R 1 in the embodiment shown, at a reference voltage V ret .
- This input 3 is also connected via a second impedance, namely the resistor R2, to the output 5 of the operational amplifier.
- the second input namely the positive input A
- the point B is connected to the compensation bus through the compensation capacity C 1, the value of which is equal to the sum of the capacities connecting the additional bus or buses to each line of the matrix network.
- the above circuit is a negative impedance compensator. It converts any current in the compensation capacitor C 1 into a reverse voltage variation in this same capacitor.
- This type of circuit is very sensitive to leakage currents in line control circuits and to currents from the capacitances of the compensation bus when other screen control signals are applied. Therefore, the circuit described above enters into oscillations when the compensation voltage becomes too high.
- the object of the present invention is to remedy the drawbacks mentioned above by proposing a new method for compensating a capacitively disturbed circuit as well as a new circuit for implementing the method.
- the subject of the present invention is a method for compensating for capacitive disturbances in a display screen comprising a network of electrodes arranged mat ⁇ cially in lines lj (j varying from 1 to m) and in columns ci (i varying from 1 to n ), the electrodes being connected to image elements or pixels, a coupling capacitance being associated with each row-column crossing, a plane conducting at a reference voltage forming capacitive elements with the image elements and having by construction a capacitance non-zero with all the columns, a row-control circuit and a column-control circuit and at least one conductive compensation bus crossing all the rows, said method being characterized by the following steps:
- the measurement of the current is carried out by a first impedance in series with the conducting plane and the integration of the current is carried out by an integrator circuit mounted in parallel on the first impedance.
- the integrator circuit consists of an operational amplifier and a feedback circuit consisting of a capacitor mounted between the output terminal and one of the input terminals of the operational amplifier.
- the feedback circuit can be constituted by a capacity and a parallel impedance, which limits the gain of the integrator at high frequencies.
- a second impedance is connected in series between said input terminal of the operational amplifier and a terminal of the first impedance, this second impedance possibly being variable.
- a third impedance can be connected between the other terminal of the first impedance and the second input terminal of the operational amplifier. This third impedance can also be variable.
- the present invention also relates to a display screen comprising an array of electrodes arranged in a matrix in lines Lj (j varying from 1 to m) and in columns Ci (i varying from 1 to m), the electrodes being connected to image elements. or pixels, a coupling capacitance being associated with each row / column crossing, a plane conducting at a reference voltage forming capacitive elements with the image elements and having by construction a non-zero capacitance with all of the columns, circuits of control lines and columns and at least one conductive compensation bus crossing all the lines, the conductive plane and the conductive bus being connected to a circuit for compensating for disturbances due to the capacitive coupling lines / columns implementing the process ci -above.
- the display screen is an active matrix liquid crystal screen, an LCOS type screen or any similar type of display screen.
- the plane conducting at a reference voltage is constituted by the counter-electrode of the display screen.
- FIG. 1 already described represents a compensation circuit according to the prior art
- FIG. 2 schematically represents a liquid crystal display screen of the active matrix type which can be apply the present invention
- FIG. 3 represents a compensation circuit in accordance with the present invention
- FIG. 4 represents a variant of the compensation circuit in accordance with the present invention
- FIG. 5 represents voltage measurements across the terminals of the measurement resistance and on the compensation bus carried out on an XGA screen.
- a matrix network display screen will be described, more particularly a liquid crystal screen provided with a compensation bus allowing the implementation of the present invention.
- This display screen is constituted by a matrix network of lines lj (j varying from 1 to m) and columns ci (i varying from 1 to n) arranged perpendicularly.
- a control transistor T in general a thin film transistor or TFT which controls a pixel symbolized by a capacitance C.
- one of the electrodes of the capacitance C is constituted by the pixel electrode while the other electrode is constituted by a counter-electrode CE common to all the pixels.
- the lines are connected to control circuits-lines not shown while the columns are connected to control circuits-columns not shown.
- At least one additional bus or compensation bus e is provided.
- This compensation bus e is produced parallel to the columns ci and is capacitively coupled by capacitors referenced Ccomp to each of the lines lj of the screen.
- the counter electrode which constitutes the reference electrode for the liquid crystal capacity can be considered as a voltage reference for the display screen.
- each column has a non-zero capacity with the counter-electrode and the column charges or discharges this capacity at each switching.
- the voltage variation of the columns can therefore be deduced from the measurement of the current in the voltage reference plane, namely in the counter-electrode.
- the voltage switching at the level of the columns generates current calls in the counter-electrode and the integral of the current measured in the counter-electrode is proportional to the variation of voltage of the column during the switching This value can therefore be used to compensate for disturbances due to row / column coupling or CLC disturbances
- This circuit essentially comprises a means for measuring the current flowing on the counter-electrode when a voltage is applied to the columns of an LCD screen and a means for integrating the measured current so as to obtain a voltage of compensation to be applied to the lines via the compensation bus.
- the current measurement means is constituted by an impedance, namely the resistance Rm connected in series with the counter-electrode of the active matrix liquid crystal screen. This resistor Rm is connected, at terminal A, to the control circuit of the counter electrode signal which enables a reference voltage to be applied to the counter electrode.
- the integration circuit is constituted in a known manner by an operational amplifier IC 1, the output of which is connected via a capacitor Cint to one of the inputs, namely the input - of the amplifier IC 1.
- a resistor Rint is connected in series with the input - of the operational amplifier IC I.
- the resistance Rm for measuring the current flowing in the counter-electrode is mounted between the + terminal of the amplifier IC 1 and the terminal of the resistor Rint which is not connected to the input - of the amplifier IC 1 La resistance Rm is therefore connected in series between the control circuit of the counter-electrode signal and the counter-electrode of the liquid crystal screen.
- the potential difference across the resistor Rm is proportional to the current flowing through the counter electrode.
- This current is integrated by the operational amplifier IC 1 and the capacitor Cint and gives a voltage output.
- Vcomp which is proportional to the compensation voltage.
- This voltage Vcomp is applied to the lines of the screen via the compensation capacitors Ccomp.
- the resistor Rint is a variable resistor making it possible to adjust the gain of the integrator.
- the counter-electrode can be replaced by a ground plane. In this case, the invention operates in an absolutely identical manner when the current is measured on said ground plane which then serves as a reference for the storage capacities of all the pixels if the columns have a non-zero capacity with the ground plane.
- the feedback circuit mounted between the output and the input - of the operational amplifier consists of a filter formed by the capacitor Cint and a resistor R connected in parallel. This structure limits the gain of the integrator at high frequencies.
- a resistor R ′ variable or not, is mounted between the + terminal of the operational amplifier and the A terminal. The other elements are identical.
- curve I represents the voltage measurement across the resistor Rm
- curve 0 represents the voltage on the compensation bus as a function of the time.
- the measurements were made on an XGA screen having a demultiplexing rate of 5, on which at the start of each line, the column voltage is preloaded to a reference voltage, which explains the peak observed on the curves.
- the present invention not only applies to display screens of the type with integrated control devices, comprising in particular high-impedance line control circuits, but it can also be applied to display screens with external control circuits .
- the current measurement is carried out on the blocking voltage of the lines at the input of the external control circuits.
- the output of the operational amplifier mounted as an integrator is connected to the compensation bus "e" in FIG. 2
- the present invention can be applied to all types of active matrix display screen, of the type comprising a conductive plane similar to the counter electrode of an LCD screen. It can be applied not only to active matrix liquid crystal screens of the type described above but also to LCOS screens, whatever the technology used for producing the transistors, namely amorphous silicon, low temperature polyc ⁇ stallin silicon , high temperature polyc ⁇ stallin silicon or crystalline silicon.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Liquid Crystal Display Device Control (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
- Amplifiers (AREA)
- Measurement Of Resistance Or Impedance (AREA)
Abstract
Description
Claims
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR0002410A FR2805650B1 (en) | 2000-02-25 | 2000-02-25 | METHOD FOR COMPENSATION OF A CAPACITIVE CIRCUIT PERTURBE AND APPLICATION TO MATRIX VISUALIZATION SCREENS |
FR0002410 | 2000-02-25 | ||
PCT/FR2001/000539 WO2001065532A1 (en) | 2000-02-25 | 2001-02-23 | Method for compensating a perturbed capacitive circuit and application to matrix display device |
Publications (2)
Publication Number | Publication Date |
---|---|
EP1257995A1 true EP1257995A1 (en) | 2002-11-20 |
EP1257995B1 EP1257995B1 (en) | 2010-04-21 |
Family
ID=8847418
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP01909889A Expired - Lifetime EP1257995B1 (en) | 2000-02-25 | 2001-02-23 | Method for compensating a perturbed capacitive circuit and application to matrix display device |
Country Status (8)
Country | Link |
---|---|
US (1) | US6972747B2 (en) |
EP (1) | EP1257995B1 (en) |
JP (1) | JP4789385B2 (en) |
KR (1) | KR100784747B1 (en) |
AU (1) | AU2001237487A1 (en) |
DE (1) | DE60141888D1 (en) |
FR (1) | FR2805650B1 (en) |
WO (1) | WO2001065532A1 (en) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20010091078A (en) * | 2000-03-13 | 2001-10-23 | 윤종용 | apparatus for driving a flat panel display |
FR2873227B1 (en) * | 2004-07-13 | 2006-09-15 | Thales Sa | MATRICIAL DISPLAY |
FR2889763B1 (en) * | 2005-08-12 | 2007-09-21 | Thales Sa | MATRIX DISPLAY WITH SEQUENTIAL COLOR DISPLAY AND ADDRESSING METHOD |
US20080013228A1 (en) * | 2006-07-14 | 2008-01-17 | Conero Ronald S | Reversible Optical Shutter Driver |
WO2008033870A2 (en) | 2006-09-11 | 2008-03-20 | Lumexis Corporation | Fiber-to-the-seat (ftts) fiber distribution system |
FR2913818B1 (en) * | 2007-03-16 | 2009-04-17 | Thales Sa | ACTIVE MATRIX OF AN ORGANIC ELECTROLUMINESCENT SCREEN |
FR2934919B1 (en) * | 2008-08-08 | 2012-08-17 | Thales Sa | FIELD EFFECT TRANSISTOR SHIFT REGISTER |
GB2462646B (en) * | 2008-08-15 | 2011-05-11 | Cambridge Display Tech Ltd | Active matrix displays |
WO2011017233A1 (en) | 2009-08-06 | 2011-02-10 | Lumexis Corporation | Serial networking fiber-to-the-seat inflight entertainment system |
US8424045B2 (en) | 2009-08-14 | 2013-04-16 | Lumexis Corporation | Video display unit docking assembly for fiber-to-the-screen inflight entertainment system |
US8416698B2 (en) | 2009-08-20 | 2013-04-09 | Lumexis Corporation | Serial networking fiber optic inflight entertainment system network configuration |
CN102881269B (en) * | 2012-09-19 | 2015-04-15 | 深圳市华星光电技术有限公司 | Driving circuit capable of reducing integrated circuit (IC) malfunction and liquid crystal display panel |
TWI522718B (en) | 2014-07-31 | 2016-02-21 | 友達光電股份有限公司 | Pixel array |
US10170072B2 (en) * | 2015-09-21 | 2019-01-01 | Apple Inc. | Gate line layout configuration |
US10490122B2 (en) | 2016-02-29 | 2019-11-26 | Samsung Display Co., Ltd. | Display device |
KR102666831B1 (en) | 2016-04-15 | 2024-05-21 | 삼성디스플레이 주식회사 | Display device |
US10354578B2 (en) * | 2016-04-15 | 2019-07-16 | Samsung Display Co., Ltd. | Display device |
KR102605283B1 (en) | 2016-06-30 | 2023-11-27 | 삼성디스플레이 주식회사 | Display device |
KR102613863B1 (en) | 2016-09-22 | 2023-12-18 | 삼성디스플레이 주식회사 | Display device |
KR102611958B1 (en) | 2016-09-23 | 2023-12-12 | 삼성디스플레이 주식회사 | Display device |
KR102559096B1 (en) | 2016-11-29 | 2023-07-26 | 삼성디스플레이 주식회사 | Display device |
KR20180061568A (en) | 2016-11-29 | 2018-06-08 | 삼성디스플레이 주식회사 | Display device |
KR20180096875A (en) | 2017-02-21 | 2018-08-30 | 삼성디스플레이 주식회사 | Display device |
KR102417989B1 (en) | 2017-05-23 | 2022-07-07 | 삼성디스플레이 주식회사 | Display device |
KR20220094876A (en) * | 2020-12-29 | 2022-07-06 | 엘지디스플레이 주식회사 | Light Emitting Display Device and Driving Method of the same |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2542896B1 (en) * | 1983-03-16 | 1985-06-07 | Sintra Alcatel Sa | POTENTIAL COMPENSATION DEVICE FOR MATRIX CONTROL VISUALIZATION SCREEN |
FR2693005B1 (en) * | 1992-06-26 | 1995-03-31 | Thomson Lcd | Circuit encapsulation and passivation arrangement for flat screens. |
JP3288142B2 (en) * | 1992-10-20 | 2002-06-04 | 富士通株式会社 | Liquid crystal display device and driving method thereof |
JPH06175618A (en) * | 1992-12-04 | 1994-06-24 | Asahi Glass Co Ltd | Liquid crystal display device and its driving method |
JPH07129128A (en) * | 1993-11-05 | 1995-05-19 | Toshiba Corp | Liquid crystal display |
FR2720185B1 (en) | 1994-05-17 | 1996-07-05 | Thomson Lcd | Shift register using M.I.S. of the same polarity. |
US5600345A (en) * | 1995-03-06 | 1997-02-04 | Thomson Consumer Electronics, S.A. | Amplifier with pixel voltage compensation for a display |
US5726678A (en) * | 1995-03-06 | 1998-03-10 | Thomson Consumer Electronics, S.A. | Signal disturbance reduction arrangement for a liquid crystal display |
JP3351660B2 (en) * | 1995-07-05 | 2002-12-03 | 株式会社日立製作所 | Liquid crystal display |
FR2743662B1 (en) * | 1996-01-11 | 1998-02-13 | Thomson Lcd | IMPROVEMENT IN SHIFT REGISTERS USING TRANSISTORS OF THE SAME POLARITY |
FR2743658B1 (en) * | 1996-01-11 | 1998-02-13 | Thomson Lcd | METHOD FOR ADDRESSING A FLAT SCREEN USING A PRECHARGE OF THE PIXELS CONTROL CIRCUIT ALLOWING THE IMPLEMENTATION OF THE METHOD AND ITS APPLICATION TO LARGE DIMENSION SCREENS |
FR2754377B1 (en) * | 1996-10-07 | 1998-11-06 | Thomson Lcd | ACTIVE MATRIX DISPLAY SCREEN |
FR2764424B1 (en) | 1997-06-05 | 1999-07-09 | Thomson Lcd | COMPENSATION METHOD FOR A PERTURBED CAPACITIVE CIRCUIT AND APPLICATION TO MATRIX VISUALIZATION SCREENS |
US6359967B1 (en) * | 1998-11-25 | 2002-03-19 | General Electric Company | Method and apparatus for scan charge compensation in a digital detector |
-
2000
- 2000-02-25 FR FR0002410A patent/FR2805650B1/en not_active Expired - Fee Related
-
2001
- 2001-02-23 WO PCT/FR2001/000539 patent/WO2001065532A1/en active Application Filing
- 2001-02-23 KR KR1020027011186A patent/KR100784747B1/en not_active IP Right Cessation
- 2001-02-23 DE DE60141888T patent/DE60141888D1/en not_active Expired - Lifetime
- 2001-02-23 AU AU2001237487A patent/AU2001237487A1/en not_active Abandoned
- 2001-02-23 US US10/204,313 patent/US6972747B2/en not_active Expired - Lifetime
- 2001-02-23 EP EP01909889A patent/EP1257995B1/en not_active Expired - Lifetime
- 2001-02-23 JP JP2001564141A patent/JP4789385B2/en not_active Expired - Fee Related
Non-Patent Citations (1)
Title |
---|
See references of WO0165532A1 * |
Also Published As
Publication number | Publication date |
---|---|
US6972747B2 (en) | 2005-12-06 |
EP1257995B1 (en) | 2010-04-21 |
KR20030011072A (en) | 2003-02-06 |
DE60141888D1 (en) | 2010-06-02 |
FR2805650B1 (en) | 2005-08-05 |
FR2805650A1 (en) | 2001-08-31 |
AU2001237487A1 (en) | 2001-09-12 |
US20030030630A1 (en) | 2003-02-13 |
WO2001065532A1 (en) | 2001-09-07 |
JP2003528341A (en) | 2003-09-24 |
JP4789385B2 (en) | 2011-10-12 |
KR100784747B1 (en) | 2007-12-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1257995B1 (en) | Method for compensating a perturbed capacitive circuit and application to matrix display device | |
EP0815552B1 (en) | Method for addressing a flat screen using pixel precharging, driver for carrying out the method, and use thereof in large screens | |
EP0815562B1 (en) | Improvement to shift registers using mis transistors having the same polarity | |
FR2720185A1 (en) | Shift register using M.I.S. transistors same polarity. | |
EP0030173A1 (en) | Switched capacitor charge transfer filter | |
FR2783342A1 (en) | RESIDUAL IMAGE ELIMINATION APPARATUS AND METHOD FOR A LIQUID CRYSTAL DISPLAY DEVICE | |
WO1992015992A1 (en) | Shift register used as selection line scanner for liquid crystal display | |
FR2917517A1 (en) | DETECTION OF MULTIPLE SIMULTANEOUS FREQUENCIES | |
WO1991012690A1 (en) | Device for increasing the dynamic range of a camera | |
EP1774505B1 (en) | Liquid-crystal matrix display | |
EP0883102B1 (en) | Method for compensating distortions in a capacitive circuit and its use in matrix displays | |
EP0055966A2 (en) | Matrix display device with two sets of line electrodes and addressing method therefor | |
FR2669759A1 (en) | FLAT SCREEN WITH ACTIVE MATRIX. | |
EP0346211A1 (en) | Touch switch using the properties of a liquid crystal | |
EP1156491A2 (en) | Improvements in shift registers using single type "MIS" transistors | |
FR2667188A1 (en) | SAMPLE-LOCKER CIRCUIT FOR LIQUID CRYSTAL DISPLAY SCREEN. | |
EP0011533B1 (en) | Sawtooth generator circuit, especially for line deflection in a cathode-ray tube and device comprising such a circuit | |
EP0237539A1 (en) | Device for controlling an integrated memory matrix imager and control method thereof. | |
EP0076195B1 (en) | Device for current sensing of a quantity of electrical charges, and charge transfer filter comprising the same | |
FR2573899A1 (en) | ELECTRONIC CIRCUIT FORMED OF THIN FILM TRANSISTORS FOR CONTROLLING A MATRIX DEVICE | |
FR3100886A1 (en) | INFRARED SENSOR AND ASSOCIATED CONTROL PROCESS | |
EP0275740B1 (en) | Read-out circuit for a line transfer light-sensitive device, line transfer light-sensitive including such a circuit, and read-out process for such a device | |
EP0604282A1 (en) | Thermal image detector with means for eliminating fixed pattern noise | |
FR2705511A1 (en) | A method of controlling an electronic circuit by a bias current and an electronic circuit implementing the method. | |
EP0326467B1 (en) | Selective ligt shutter, method of manufacturing it and its use as an image detector |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
17P | Request for examination filed |
Effective date: 20020904 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE TR |
|
AX | Request for extension of the european patent |
Free format text: AL;LT;LV;MK;RO;SI |
|
17Q | First examination report despatched |
Effective date: 20040226 |
|
RBV | Designated contracting states (corrected) |
Designated state(s): DE FR GB IT NL |
|
17Q | First examination report despatched |
Effective date: 20040226 |
|
GRAP | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOSNIGR1 |
|
GRAS | Grant fee paid |
Free format text: ORIGINAL CODE: EPIDOSNIGR3 |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT NL |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
REF | Corresponds to: |
Ref document number: 60141888 Country of ref document: DE Date of ref document: 20100602 Kind code of ref document: P |
|
REG | Reference to a national code |
Ref country code: NL Ref legal event code: VDEP Effective date: 20100421 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: NL Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100421 |
|
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20110124 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20100421 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 16 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20160225 Year of fee payment: 16 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 17 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20170223 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R081 Ref document number: 60141888 Country of ref document: DE Owner name: THOMSON LICENSING, FR Free format text: FORMER OWNER: THALES AVIONICS LCD S.A., PARIS, FR |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: PLFP Year of fee payment: 18 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20170223 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: DE Payment date: 20180223 Year of fee payment: 18 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20180216 Year of fee payment: 18 |
|
REG | Reference to a national code |
Ref country code: DE Ref legal event code: R119 Ref document number: 60141888 Country of ref document: DE |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190903 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20190228 |
|
P01 | Opt-out of the competence of the unified patent court (upc) registered |
Effective date: 20230527 |