EP0803859A3 - System and method for optimizing storage requirements for an N-way distribution channel - Google Patents
System and method for optimizing storage requirements for an N-way distribution channel Download PDFInfo
- Publication number
- EP0803859A3 EP0803859A3 EP96118476A EP96118476A EP0803859A3 EP 0803859 A3 EP0803859 A3 EP 0803859A3 EP 96118476 A EP96118476 A EP 96118476A EP 96118476 A EP96118476 A EP 96118476A EP 0803859 A3 EP0803859 A3 EP 0803859A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- texels
- frame buffer
- storage unit
- buffer controller
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/393—Arrangements for updating the contents of the bit-mapped memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
- G09G2360/121—Frame memory handling using a cache memory
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2360/00—Aspects of the architecture of display systems
- G09G2360/12—Frame memory handling
- G09G2360/123—Frame memory handling using interleaving
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Image Generation (AREA)
- Digital Computer Display Output (AREA)
Abstract
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US63625096A | 1996-04-23 | 1996-04-23 | |
US636250 | 1996-04-23 |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0803859A2 EP0803859A2 (en) | 1997-10-29 |
EP0803859A3 true EP0803859A3 (en) | 1998-03-04 |
Family
ID=24551094
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP96118476A Withdrawn EP0803859A3 (en) | 1996-04-23 | 1996-11-18 | System and method for optimizing storage requirements for an N-way distribution channel |
Country Status (2)
Country | Link |
---|---|
EP (1) | EP0803859A3 (en) |
JP (1) | JPH1083457A (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4617210B2 (en) * | 2005-07-13 | 2011-01-19 | 日立ビアメカニクス株式会社 | Drawing apparatus and exposure apparatus equipped with the same |
US8207980B2 (en) * | 2007-05-01 | 2012-06-26 | Vivante Corporation | Coordinate computations for non-power of 2 texture maps |
JP5669199B2 (en) * | 2011-02-25 | 2015-02-12 | Necソリューションイノベータ株式会社 | Image drawing apparatus, image drawing method, and program |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0197412A2 (en) * | 1985-04-05 | 1986-10-15 | Tektronix, Inc. | Variable access frame buffer memory |
EP0447227A2 (en) * | 1990-03-16 | 1991-09-18 | Hewlett-Packard Company | Method and apparatus for generating textured graphics primitives in frame buffer computer graphics systems |
US5230039A (en) * | 1991-02-19 | 1993-07-20 | Silicon Graphics, Inc. | Texture range controls for improved texture mapping |
WO1994011807A1 (en) * | 1992-11-13 | 1994-05-26 | The University Of North Carolina At Chapel Hill | Architecture and apparatus for image generation |
WO1995024682A1 (en) * | 1994-03-07 | 1995-09-14 | Silicon Graphics, Inc. | Integrating texture memory and interpolation logic |
EP0747858A2 (en) * | 1995-06-06 | 1996-12-11 | Hewlett-Packard Company | Texture cache |
-
1996
- 1996-11-18 EP EP96118476A patent/EP0803859A3/en not_active Withdrawn
-
1997
- 1997-04-02 JP JP9083472A patent/JPH1083457A/en active Pending
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0197412A2 (en) * | 1985-04-05 | 1986-10-15 | Tektronix, Inc. | Variable access frame buffer memory |
EP0447227A2 (en) * | 1990-03-16 | 1991-09-18 | Hewlett-Packard Company | Method and apparatus for generating textured graphics primitives in frame buffer computer graphics systems |
US5230039A (en) * | 1991-02-19 | 1993-07-20 | Silicon Graphics, Inc. | Texture range controls for improved texture mapping |
WO1994011807A1 (en) * | 1992-11-13 | 1994-05-26 | The University Of North Carolina At Chapel Hill | Architecture and apparatus for image generation |
WO1995024682A1 (en) * | 1994-03-07 | 1995-09-14 | Silicon Graphics, Inc. | Integrating texture memory and interpolation logic |
EP0747858A2 (en) * | 1995-06-06 | 1996-12-11 | Hewlett-Packard Company | Texture cache |
Also Published As
Publication number | Publication date |
---|---|
JPH1083457A (en) | 1998-03-31 |
EP0803859A2 (en) | 1997-10-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5801711A (en) | Polyline and triangle strip data management techniques for enhancing performance of computer graphics system | |
US6002412A (en) | Increased performance of graphics memory using page sorting fifos | |
US6940512B2 (en) | Image processing apparatus and method of same | |
US6344852B1 (en) | Optimized system and method for binning of graphics data | |
EP1193600A3 (en) | Memory control apparatus and its control method | |
US5841444A (en) | Multiprocessor graphics system | |
US5940086A (en) | System and method for dynamically allocating data among geometry accelerators in a computer graphics system | |
CA2275237A1 (en) | Pixel reordering for improved texture mapping | |
EP0747860A3 (en) | Texture mapping data storage allocation method and system | |
US20040111489A1 (en) | Image processing apparatus and method thereof | |
US6731288B2 (en) | Graphics engine with isochronous context switching | |
US6744442B1 (en) | Texture mapping system used for creating three-dimensional urban models | |
EP0820037B1 (en) | Apparatus and method for drawing | |
EP1054377A3 (en) | Flexible dram access in a frame buffer memory and system | |
US6115793A (en) | Mapping logical cache indexes to physical cache indexes to reduce thrashing and increase cache size | |
US20020126126A1 (en) | Parameter circular buffers | |
EP1032175A3 (en) | System and method for transferring partitioned data sets over multiple threads | |
US6545683B1 (en) | Apparatus and method for increasing the bandwidth to a graphics subsystem | |
JPH09510309A (en) | Integrated texture memory and interpolation logic circuit | |
EP0279228B1 (en) | A frame buffer in or for a raster scan video display | |
GB2384151A (en) | Mechanism and method for enabling two graphics controllers to each execute a portion of single block transform (BLT) in parallel | |
EP0828238A3 (en) | Image memory storage system and method for a block oriented image processing system | |
EP1132805A3 (en) | Disk array controller and method for adapting the number of control units in a disk array controller | |
EP0841619A3 (en) | Method and apparatus for detecting thrashing in a cache memory | |
WO2000011603A2 (en) | Graphics processor with pipeline state storage and retrieval |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): DE FR GB |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): DE FR GB |
|
17P | Request for examination filed |
Effective date: 19980407 |
|
RAP1 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: HEWLETT-PACKARD COMPANY, A DELAWARE CORPORATION |
|
17Q | First examination report despatched |
Effective date: 20021031 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: THE APPLICATION IS DEEMED TO BE WITHDRAWN |
|
18D | Application deemed to be withdrawn |
Effective date: 20090603 |