EP0774705A3 - Comparator with hysteresis for use in a voltage regulating circuit - Google Patents
Comparator with hysteresis for use in a voltage regulating circuit Download PDFInfo
- Publication number
- EP0774705A3 EP0774705A3 EP96118126A EP96118126A EP0774705A3 EP 0774705 A3 EP0774705 A3 EP 0774705A3 EP 96118126 A EP96118126 A EP 96118126A EP 96118126 A EP96118126 A EP 96118126A EP 0774705 A3 EP0774705 A3 EP 0774705A3
- Authority
- EP
- European Patent Office
- Prior art keywords
- load transistor
- comparator
- hysteresis
- regulating circuit
- voltage regulating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/26—Current mirrors
- G05F3/267—Current mirrors using both bipolar and field-effect technology
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Nonlinear Science (AREA)
- Electromagnetism (AREA)
- General Physics & Mathematics (AREA)
- Radar, Positioning & Navigation (AREA)
- Automation & Control Theory (AREA)
- Electronic Switches (AREA)
- Measurement Of Current Or Voltage (AREA)
- Dc-Dc Converters (AREA)
Abstract
Hysteresebehaftete Komparatorschaltung, die zur praktisch leistungslosen Erfassung des einem Vergleich zu unterziehenden Spannungswertes eine Differenzstufe (D) verwendet, die einen Endes Lasttransistoren (MN1, MP1) und anderen Endes eine Gegenkopplungsstufe (G) und vorzugsweise eine Stromspiegelstufe (S) verwendet. Der Steuerelektrode des einen Lasttransistors (MN1) wird die dem Vergleich zuzuführende Spannung geliefert. Der Steuerelektrode des anderen Lasttransistors (MP1) wird eine Referenzspannung zugeführt, aufgrund welcher dieser Lasttransistor (MP1) eine konstante Lastimpedanz darstellt. Dem zweiten Lasttransistor (MP1) ist ein dritter Lasttransistor (MP2) parallel geschaltet, der in Abhängigkeit von dem Ausgangssignal des Komparators leitet oder sperrt, so daß der Impedanz des zweiten Lasttransistors (MP1) in Abhängigkeit vom Ausgangssignal des Komparators eine weitere Lastimpedanz parallel geschaltet wird oder nicht. Hysteresis comparator circuit which uses a differential stage (D) for practically powerless detection of the voltage value to be subjected to comparison, which uses one end of the load transistor (MN1, MP1) and the other end a negative feedback stage (G) and preferably a current mirror stage (S). The control electrode of the one load transistor (MN1) is supplied with the voltage to be supplied for the comparison. A reference voltage is fed to the control electrode of the other load transistor (MP1), on the basis of which this load transistor (MP1) represents a constant load impedance. A third load transistor (MP2) is connected in parallel to the second load transistor (MP1), which conducts or blocks in dependence on the output signal of the comparator, so that the impedance of the second load transistor (MP1) is connected in parallel in dependence on the output signal of the comparator or not.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19542823 | 1995-11-16 | ||
DE19542823A DE19542823C2 (en) | 1995-11-16 | 1995-11-16 | Hysteresis comparator circuit for use in a voltage regulation circuit |
Publications (3)
Publication Number | Publication Date |
---|---|
EP0774705A2 EP0774705A2 (en) | 1997-05-21 |
EP0774705A3 true EP0774705A3 (en) | 1998-01-28 |
EP0774705B1 EP0774705B1 (en) | 2003-07-23 |
Family
ID=7777670
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP96118126A Expired - Lifetime EP0774705B1 (en) | 1995-11-16 | 1996-11-12 | Comparator with hysteresis for use in a voltage regulating circuit |
Country Status (3)
Country | Link |
---|---|
US (1) | US5739705A (en) |
EP (1) | EP0774705B1 (en) |
DE (1) | DE19542823C2 (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1209793A1 (en) * | 2000-11-23 | 2002-05-29 | Semiconductor Components Industries LLC | Apparatus and method for controlling a power supply |
KR100433362B1 (en) * | 2002-07-11 | 2004-06-07 | 에이디반도체(주) | Impedance comparator integrated circuits |
US7646115B2 (en) * | 2007-01-05 | 2010-01-12 | Standard Microsystems Corporation | Regulator circuit with multiple supply voltages |
US9356587B2 (en) * | 2014-02-19 | 2016-05-31 | Stmicroelectronics S.R.L. | High voltage comparison circuit |
JP6498649B2 (en) * | 2016-10-17 | 2019-04-10 | 株式会社東海理化電機製作所 | Level shifter |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3723579C1 (en) * | 1987-07-16 | 1989-02-16 | Sgs Halbleiterbauelemente Gmbh | Longitudinal voltage regulator |
JPH03248616A (en) * | 1990-02-27 | 1991-11-06 | Seiko Instr Inc | Comparator circuit |
EP0623997A1 (en) * | 1993-05-07 | 1994-11-09 | STMicroelectronics S.r.l. | Hysteresis comparator working with a low voltage supply |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3938055A (en) * | 1975-01-17 | 1976-02-10 | Aeronutronic Ford Corporation (Formerly Philco-Ford Corporation) | High performance differential amplifier |
US4259601A (en) * | 1978-12-08 | 1981-03-31 | Motorola, Inc. | Comparison circuit having bidirectional hysteresis |
JPS55144437U (en) * | 1979-04-05 | 1980-10-16 | ||
CA1203290A (en) * | 1982-04-28 | 1986-04-15 | Yoshio Shimizu | Signal comparing circuit |
JPS58202613A (en) * | 1982-05-21 | 1983-11-25 | Nec Corp | Differential amplifying circuit |
JPH04196812A (en) * | 1990-11-28 | 1992-07-16 | Fujitsu Ltd | Level converter |
FR2719135B1 (en) * | 1994-04-21 | 1996-06-28 | Sgs Thomson Microelectronics | Voltage limiting circuit with hysteresis comparator. |
-
1995
- 1995-11-16 DE DE19542823A patent/DE19542823C2/en not_active Expired - Fee Related
-
1996
- 1996-11-12 EP EP96118126A patent/EP0774705B1/en not_active Expired - Lifetime
- 1996-11-15 US US08/746,768 patent/US5739705A/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3723579C1 (en) * | 1987-07-16 | 1989-02-16 | Sgs Halbleiterbauelemente Gmbh | Longitudinal voltage regulator |
JPH03248616A (en) * | 1990-02-27 | 1991-11-06 | Seiko Instr Inc | Comparator circuit |
EP0623997A1 (en) * | 1993-05-07 | 1994-11-09 | STMicroelectronics S.r.l. | Hysteresis comparator working with a low voltage supply |
Non-Patent Citations (2)
Title |
---|
"Fast MOSTEK ROM has 350-ns access", ELECTRONICS, vol. 49, no. 19, 16 September 1976 (1976-09-16), pages 42,44, XP002047259 * |
PATENT ABSTRACTS OF JAPAN vol. 016, no. 045 (E - 1162) 5 February 1992 (1992-02-05) * |
Also Published As
Publication number | Publication date |
---|---|
EP0774705B1 (en) | 2003-07-23 |
EP0774705A2 (en) | 1997-05-21 |
DE19542823A1 (en) | 1997-05-22 |
DE19542823C2 (en) | 1997-09-04 |
US5739705A (en) | 1998-04-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69220192T2 (en) | Analog / digital converter with automatic measuring range control | |
EP0752582A3 (en) | Measuring circuit for an ionic current | |
EP0341531A3 (en) | Controllable wide band amplifier | |
DE69014927T2 (en) | Supply circuit and bridge measurement arrangement with an output signal compensation circuit. | |
EP0870646A3 (en) | Electronic blinker | |
DE19744273B4 (en) | A method of detecting a DC level transition for ultrasonic touch signal probes | |
EP0774705A3 (en) | Comparator with hysteresis for use in a voltage regulating circuit | |
EP0872261A3 (en) | Implantable multi-functional medical device | |
EP0886200A3 (en) | Circuit arrangement for generating a load-independent DC voltage | |
US6501329B1 (en) | Adaptive filtering for improved RMS-to-DC signal conversion | |
DE500461T1 (en) | ARRANGEMENT FOR DETECTING THE LOGICAL CONDITION OF A COMPONENT WHOSE IMPEDANCE CHANGES DEPENDING ON ITS CONDITION. | |
US3882489A (en) | Apparatus for producing a digital electrical representation of a peak value of an analog signal | |
ATE181473T1 (en) | DEVICE FOR DIGITAL PROCESSING OF AN ANALOG SIGNAL WHICH SHOULD BE OUTPUT AGAIN IN AN ANALOG FORM | |
DE10244466C1 (en) | Switching arrangement, for operating linear exhaust gas probe for vehicle engine, comprises first comparison switching, pump current source for preparing current and second switching circuit for comparing voltage on pump cell | |
EP0354448A3 (en) | Analog-to-digital converter | |
US4211971A (en) | Ratio meter for capacitive-type displacement converter | |
DE2618971B2 (en) | AUTOMATIC GAIN CONTROL | |
DE2536053B2 (en) | Method and device for continuously determining the electrical energy available in an accumulator | |
EP0705020A3 (en) | Circuit arrangement for feeding at least a load | |
DE4446535A1 (en) | Circuit arrangement for amplitude measurement | |
EP0062700B1 (en) | Integrable semiconductor circuit including a negative feedback non-inverting operational amplifier | |
EP0169404A3 (en) | Rectifier | |
CH644480A5 (en) | Device for gain an impulse voltage with drift correction. | |
EP1046919A3 (en) | Circuit for low current detection in a MOS power transistor | |
DE4435944A1 (en) | Wave-shape circuit with feedback circuit for adjusting a centre voltage value of an alternating-current signal |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A2 Designated state(s): FR GB IT |
|
PUAL | Search report despatched |
Free format text: ORIGINAL CODE: 0009013 |
|
RHK1 | Main classification (correction) |
Ipc: H03K 3/0233 |
|
AK | Designated contracting states |
Kind code of ref document: A3 Designated state(s): FR GB IT |
|
17P | Request for examination filed |
Effective date: 19980226 |
|
17Q | First examination report despatched |
Effective date: 20020726 |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Designated state(s): FR GB IT |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D Free format text: NOT ENGLISH |
|
GBT | Gb: translation of ep patent filed (gb section 77(6)(a)/1977) |
Effective date: 20031009 |
|
ET | Fr: translation filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20040426 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20051112 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: FR Payment date: 20071129 Year of fee payment: 12 |
|
REG | Reference to a national code |
Ref country code: FR Ref legal event code: ST Effective date: 20090731 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20081130 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20131025 Year of fee payment: 18 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20141112 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20141112 |