EP0746128B1 - Telephone interface circuit with impedance termination during call pauses - Google Patents
Telephone interface circuit with impedance termination during call pauses Download PDFInfo
- Publication number
- EP0746128B1 EP0746128B1 EP95830224A EP95830224A EP0746128B1 EP 0746128 B1 EP0746128 B1 EP 0746128B1 EP 95830224 A EP95830224 A EP 95830224A EP 95830224 A EP95830224 A EP 95830224A EP 0746128 B1 EP0746128 B1 EP 0746128B1
- Authority
- EP
- European Patent Office
- Prior art keywords
- transistor
- terminal
- switch
- circuit according
- resistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M19/00—Current supply arrangements for telephone systems
- H04M19/02—Current supply arrangements for telephone systems providing ringing current or supervisory tones, e.g. dialling tone or busy tone
- H04M19/04—Current supply arrangements for telephone systems providing ringing current or supervisory tones, e.g. dialling tone or busy tone the ringing-current being generated at the substations
- H04M19/041—Encoding the ringing signal, i.e. providing distinctive or selective ringing capability
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M1/00—Substation equipment, e.g. for use by subscribers
- H04M1/57—Arrangements for indicating or recording the number of the calling subscriber at the called subscriber's set
- H04M1/573—Line monitoring circuits for detecting caller identification
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M1/00—Substation equipment, e.g. for use by subscribers
- H04M1/738—Interface circuits for coupling substations to external telephone lines
Definitions
- the present invention relates to a telephone interface circuit with impedance termination during call pauses.
- An aspect of this performance is the requirement to identify the user who is calling and to optionally show this identification on a display on the set of the called party.
- CID Cluster IDentification
- CLID Coding Line IDentification
- the line termination circuit must be capable of withstanding the high voltages that can be present in the various operating configurations. Furthermore, it must be independent of the polarity of the line. Moreover, during the conversation and calling periods the circuit must be completely open (OFF) and must have low consumption.
- the aim of the present invention is to provide a telephone interface circuit with impedance termination during call pauses that is capable of terminating the telephone line at a preset impedance value during the interval between two ring signals.
- an object of the present invention is to provide a telephone interface circuit with impedance termination during call pauses that does not alter the current performance of the telephone set.
- Another object of the present invention is to provide a telephone interface circuit with impedance termination during call pauses that is capable of withstanding the high voltages that may be present in the various operating configurations.
- Another object of the present invention is to provide a telephone interface circuit with impedance termination during call pauses that is independent of the polarity of the line.
- Another object of the present invention is to provide a telephone interface circuit with impedance termination during call pauses that is a fully open circuit during conversation and calling periods and has low consumption.
- Another object of the present invention is to provide a telephone interface circuit with impedance termination during call pauses that is DC-decoupled from the telephone line.
- Another object of the present invention is to provide a telephone interface circuit with impedance termination during call pauses that is highly reliable, relatively easy to manufacture, and at competitive costs.
- a telephone interface circuit with impedance termination during call pauses characterized in that it comprises: a first and a second terminals of a telephone line; a branch connected to said first terminal, across a decoupling capacitor, and to said second terminal, said branch further comprising an intersection node; said branch comprising a first switch and a first impedance resistor between said first terminal and said intersection node and a second switch and a second impedance resistor between said second terminal and said intersection node; said intersection node being connected to the ground across a third switch; said first switch, said second switch, and said third switch being controlled by a control unit by means of a first, a second and a third control lines respectively.
- the first and the second terminals of the telephone line are respectively designated by the reference numerals 1 and 2.
- a decoupling capacitor 3, adapted to decouple the telephone line from the DC component, is arranged on the first terminal 1 of the telephone line.
- a resistor 4 is furthermore connected to the capacitor 3 and helps to determine the impedance of the telephone line during ringing.
- the two telephone line terminals 1 and 2 are connected to terminals of a classic-bridge rectifier 5.
- the input of a ring signal detector 6 is connected to the output of the rectifier 5.
- the detector 6 is adapted to detect the presence of a ring signal RING1 or RING 2 on the telephone line. According to the result of the detection, said detector sends a signal MPU to the microprocessor unit (not shown) that controls the impedance of the entire circuit.
- a filtering capacitor 7 is furthermore parallel-connected to the rectifier 5 and is adapted to filter the signal rectified by the rectifier 5. Furthermore, a diode 8 is series-connected to the rectifier 5 and allows the block 6 to detect the frequency of the ring signal.
- a driving circuit for a piezoelectric transducer 9 of the high-voltage type (approximately 30 volts) is arranged in parallel to the filtering capacitor 7 and is protected by a Zener diode 10 that is parallel-connected thereto.
- the output of the circuit of figure 2a is designated by the letter S and is sent to the remaining part of the system for power supply.
- Figure 2b illustrates a power supply extraction circuit for a driving circuit for an acoustic transducer, that is to say, a loudspeaker.
- Said circuit like the previous circuit, comprises a decoupling capacitor 3.
- the terminals 1 and 2 of the telephone line are, as in the previous case, connected to the rectifier 5, whose output is connected to a telephone ring signal converter 11.
- a control resistor 12 is furthermore associated with the input of the converter 11 and adjusts its impedance.
- the converter 11 furthermore comprises the ring signal detector 6, which sends the signal MPU to the microprocessor unit.
- the converter 11 comprises the transistor 16, the capacitor 17, the inductor 13, and the diode 18, which allow a switched mode power supply.
- a protection Zener diode 19 is parallel-connected on the same branch.
- the output of the circuit of figure 2b is designated by the letter S and is sent to the remaining part of the system for power supply.
- the impedance is determined by the values of the capacitors 3 and of the resistor 4, whereas in the case of the circuit of figure 2b the impedance is determined by the value of the resistor 12 divided by an internal current mirroring factor K of the converter 11.
- FIG. 3 illustrates the telephone line termination circuit according to the present invention.
- the terminals of the telephone line are designated by the reference numerals 1 and 2.
- the termination circuit can use the same decoupling capacitor 3 and the same impedance resistor 4 as the power supply circuit of figures 2a and 2b.
- the first terminal 1 is connected, downstream of the capacitor 3, to the second terminal by means of a line termination branch 22.
- Said branch comprises a first switch 23 and a second switch 24 connected in series.
- An intersection node 25 is provided between the first switch 23 and the second switch 24, so that the branch 22 is divided into two half-branches.
- a resistor is arranged in each of the half-branches and is connected in series to each one of the respective switches 23 and 24. In this manner, a first impedance resistor 26 is series-connected to the first switch 23 and a second impedance resistor 27 is series-connected to the second switch.
- the corresponding resistor can be located on either side of the switch 23 or 24.
- intersection node 25 is connected to the ground GND by means of a third switch 28.
- All three switches 23, 24, and 28 are controlled by a control unit 29 by means of the respective control lines I1, I2, and I3.
- the control unit 29 is powered by the power supply S and receives a control signal ⁇ C from the microprocessor unit 30.
- the control signal ⁇ C is sent to the control unit 29 during the interval A of figure 1, that is to say, when the circuit must be terminated for CLID transmission.
- the circuit furthermore comprises the rectifier 5, which is connected to the terminals 1 and 2 and supplies the ring signal circuit, generally designated by the reference numeral 31 herein.
- the microprocessor furthermore has inhibition lines 70a and 70b that deactivate the rectifier 5, if it is provided in the active mode, or the circuit located downstream of the ring signal circuit 31 in order to eliminate any distortions of the signal in the presence of high levels.
- Each one of the switches 23, 24, and 28 is composed of an N-channel MOSFET transistor, of a Zener diode, and of a resistor.
- the first switch 23 comprises a first N-channel transistor 32 in which the source and the body are connected downstream of the first terminal 1 and the drain is connected to the node 25 (across the resistor 26).
- the gate of the transistor 32 is connected to the first control line I1.
- a first resistor 33 connects the first terminal 1 to the control line I1, and a Zener diode 34 is parallel-connected to said first resistor (the cathode is connected to the control line I1).
- the transistor 32 furthermore comprises an intrinsic diode 35, illustrated herein for the sake of practicality, which is formed by the semiconductor structure of the transistor itself.
- the anode of the diode 35 is connected to the source of the transistor 32 and the cathode is connected to the drain of the transistor 32.
- the second switch 24 comprises a second N-channel transistor 36 in which the source and body terminals are connected to the second terminal 2 and the drain terminal is connected to the intersection node 25 (across the resistor 27).
- the gate of the transistor 36 is connected to the second control line I2.
- a second resistor 37 connects the control line I2 to the second terminal 2.
- the cathode of a second Zener diode 38 is connected to the second control line I2, whereas the anode is connected to the second terminal 2.
- the second transistor 36 also comprises an intrinsic diode 39.
- the third switch 28 comprises a third N-channel transistor 40 in which the source and the body are connected to the ground and the drain is connected to the intersection node 25.
- the gate of the transistor 40 is connected to the third control line I3.
- a third resistor 41 connects the third control line I3 to the ground, and a third Zener diode 42 is parallel-connected to said resistor, its cathode being connected to the third control line I3 and its anode being connected to the ground GND.
- control unit 29 comprises an activation transistor 43 driven by the microprocessor unit 30.
- Said transistor 43 is series-connected to a current source Is that is connected to a current mirroring unit 44, which generates the currents that are sent over the control lines I1, I2, and I3.
- the ring signal detector 6 detects the presence of ring signals and notifies the microprocessor unit 30 of the presence of said signals.
- the microprocessor unit 30 activates, at the appropriate time, the activation transistor 43, which in turn activates the current source Is.
- the current source Is induces a current value in the current mirroring unit 44, so that the control lines I1-3 conduct a current that is set by the current source Is.
- the current in the control line I3 induces a voltage across the third resistor 41 and causes a voltage drop across the gate and the source of the third transistor 40. In this manner, the transistor 40 is switched on and the intersection point 25 is set to the ground voltage.
- control line I1 induces a current across the first resistor 33, the intrinsic diode 35, and the resistor 26 towards the intersection point 25, which is at the ground value.
- the second control line I2 induces a current across the resistor 37, the intrinsic diode 39, and the resistor 27 towards the intersection point 25, which is at ground voltage. In this manner, a voltage drop is produced across the second resistor 37, switching on the second transistor 36 (which has a low resistance R on ).
- the CLID signal is an AC signal (see figure 1) having a modest amplitude.
- the values of the impedance resistors 26 and 27 must be correlated to the internal resistance value R on of the transistors 32 and 36, so that the CLID current does not switch on the intrinsic diodes 35 and 39. In practice, the impedance resistors must be much higher in value than the internal resistances R on of the transistors 32 and 36.
- the control unit 29 can be provided in various manners.
- Figures 5a-c illustrate three possible embodiments of the control unit 29.
- the activation transistor 43 of the N-channel type, activated by the microprocessor unit 30, is series-connected to an adjustment resistor 45, which in turn is connected to the drain/gate of an adjustment transistor 46 of the P-channel type.
- the gate of the transistor 46 is connected to the gates of a first current source transistor 47, of a second current source transistor 48, and of a third current source transistor 49, all of which are of the P-channel type.
- the source of the adjustment transistor 46 is also connected to the sources of the transistors 47-49, and said source terminals are connected, across a diode 50, to the supply voltage S.
- the drains of the transistors 47-49 constitute the respective outputs for the control lines I1, I2, and I3.
- This current source is useful when the supply voltage S is defined as external and therefore the value of the adjustment resistor 45 sets the value of the absorbed current.
- the activation transistor 43 is again provided and is connected to the ground GND.
- Said transistor 43 is series-connected to an adjustment resistor 51, which is connected to the emitter of an NPN transistor 52.
- the base of the transistor 52 is connected to the drain of the activation transistor 43 across two diodes 53 and 54.
- the base is furthermore connected to the supply voltage S across a resistor 55.
- the collector of the NPN transistor 52 is connected to the gate and to the drain of a P-channel transistor 56.
- the gate of the transistor 56 is connected to the gates of three current source transistors 57, 58, and 59, all of which are of the P-channel type.
- the sources of the transistors 57-59 are also connected to the source of the transistor 56 and to the supply voltage S across a diode 60.
- the drains of the transistors 57-59 constitute the respective outputs for the control lines I1, I2, and I3.
- the current delivered in this embodiment depends on the voltage V be divided by the value of the resistor 51 and is therefore temperature-dependent, but offers the advantage that it is independent of the supply voltage S.
- the absorbed current is substantially constant, since the value of the resistor 55 is sufficiently high.
- the reference numeral 43 designates the activation transistor, which is driven by the microprocessor unit 30.
- Said transistor is series-connected to an adjustment resistor 61 and to the source of a MOSFET transistor 62 of the depletion type.
- the gate and the body terminal of the transistor 62 are connected to the ground.
- the anode of the Zener diode 63 is connected to the gate of the transistor 62 and its cathode is connected to the drain of the transistor 43.
- the drain terminal of the depletion transistor 62 is connected to the gate and to the drain of a P-channel transistor 64.
- the gate of the transistor 64 is furthermore connected to the gates of three transistors of the P-channel type 65, 66, and 67.
- the source of the transistor 64 is also common-connected to the sources of the transistors 65-67, which are connected to the supply voltage S across a diode 68.
- the drains of the transistors 65-67 respectively constitute the outputs for the control lines I1, I2, and I3.
- the transistors 46-49 of figure 5a may be replaced with PNP transistors.
- the transistors 56-59 of figure 5b may be replaced with PNP transistors.
- the transistors 64-67 of figure 5c may be replaced with PNP transistors.
- control lines I1, I2, and I3 must be connected to a junction P at the current mirroring unit 44 if there is a negative voltage across the terminals 1 and 2 of the telephone line in the OFF state of the termination circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Devices For Supply Of Signal Current (AREA)
- Telephonic Communication Services (AREA)
Description
Claims (10)
- Telephone interface circuit with impedance termination during call pauses, characterized in that it comprises:a first (1) and a second (2) terminals of a telephone line;a branch (22) that is connected to said first terminal, across a decoupling capacitor (3), and to said second terminal, said branch further comprising an intersection node (25);said branch comprising a first switch (23) and a first impedance resistors (26) between said first terminal and said intersection node and a second switch (24) and a second impedance resistor (27) between said second terminal and said intersection node;said intersection node being connected to the ground across a third switch (28);said first switch, said second switch, and said third switch being controlled by a control unit (29) by means of a first, a second and a third control lines respectively.
- Circuit according to claim 1, characterized in that said first switch comprises: a first transistor (32), in which the source is connected to said first terminal and the drain is connected to said intersection node; a first resistor (33), which connects said first terminal to said first control line; and a Zener diode (34), in which the anode is connected to said first terminal and the cathode is connected to said first control line.
- Circuit according to claim 2, characterized in that said first transistor comprises a first intrinsic diode (35), in which the anode is constituted by the source of said first transistor and the cathode is constituted by the drain of said first transistor.
- Circuit according to claim 1, characterized in that said second switch comprises: a second transistor (36), in which the source is connected to said second terminal and the drain is connected to said intersection node; a second resistor (37), which connects said second terminal to said second control line; and a Zener diode (38), in which the anode is connected to said second terminal and the cathode is connected to said second control line.
- Circuit according to claim 4, characterized in that said second transistor comprises a second intrinsic diode (39), in which the anode is constituted by the source of said second transistor and the cathode is constituted by the drain of said second transistor.
- Circuit according to claim 1, characterized in that said third switch comprises: a third transistor (40), in which the source is connected to the ground and the drain is connected to said intersection node; a third resistor (41), which connects the ground to said third control line; and a Zener diode (42), in which the anode is connected to the ground and the cathode is connected to said third control line.
- Circuit according to claim 1, characterized in that it comprises a ring signal detector (6) adapted to detect the presence of ring signals on said telephone line, said ring signal detector being connected to a microprocessor unit (30) adapted to activate said control unit.
- Circuit according to claim 1, characterized in that said control unit comprises a current mirroring unit (44) adapted to supply power tc said control lines.
- Circuit according to claim 8, characterized in that said control unit comprises a transistor (43) for the activation of said current mirroring unit, said transistor being activated during the interval in which CLID transmission occurs.
- Circuit according to claim 8, characterized in that the outputs of said current mirroring unit that are connected to said control lines are constituted by the P-type junction of the transistors that compose said current mirroring unit.
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE69528356T DE69528356D1 (en) | 1995-05-30 | 1995-05-30 | Telephone interface circuit with a termination impedance during the pause between the ringing signals |
EP95830224A EP0746128B1 (en) | 1995-05-30 | 1995-05-30 | Telephone interface circuit with impedance termination during call pauses |
JP8121352A JP2789086B2 (en) | 1995-05-30 | 1996-05-16 | Telephone interface circuit and method for terminating telephone lines during call pauses |
US08/654,625 US5809134A (en) | 1995-05-30 | 1996-05-29 | Telephone interface circuit with impedance termination during call pauses |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP95830224A EP0746128B1 (en) | 1995-05-30 | 1995-05-30 | Telephone interface circuit with impedance termination during call pauses |
Publications (2)
Publication Number | Publication Date |
---|---|
EP0746128A1 EP0746128A1 (en) | 1996-12-04 |
EP0746128B1 true EP0746128B1 (en) | 2002-09-25 |
Family
ID=8221934
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
EP95830224A Expired - Lifetime EP0746128B1 (en) | 1995-05-30 | 1995-05-30 | Telephone interface circuit with impedance termination during call pauses |
Country Status (4)
Country | Link |
---|---|
US (1) | US5809134A (en) |
EP (1) | EP0746128B1 (en) |
JP (1) | JP2789086B2 (en) |
DE (1) | DE69528356D1 (en) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1998015096A1 (en) * | 1996-09-30 | 1998-04-09 | Northern Telecom Limited | Subscriber equipment muting method and apparatus |
DE19651382A1 (en) * | 1996-12-11 | 1998-06-18 | Bosch Gmbh Robert | Telephone device |
EP0878943A1 (en) * | 1997-05-14 | 1998-11-18 | Alcatel | Telecommunication device |
FR2764459B1 (en) * | 1997-06-05 | 1999-08-20 | Matra Communication | IMPEDANCE SWITCH |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
ZA74205B (en) * | 1973-02-12 | 1974-11-27 | Int Standard Electric Corp | Line condition signalling system |
US4025729A (en) * | 1975-12-05 | 1977-05-24 | Bell Telephone Laboratories, Incorporated | Telephone ringing control circuits |
US4099031A (en) * | 1976-12-17 | 1978-07-04 | Proctor & Associates Company | Method and apparatus for automatically identifying an individual calling party on a multiparty telephone line |
US4323734A (en) * | 1980-05-15 | 1982-04-06 | Crest Industries, Inc. | Interface circuit for telephone line to equipment signal coupling |
US4431871A (en) * | 1982-01-21 | 1984-02-14 | Northern Telecom Limited | Solid state relay |
US4465903A (en) * | 1983-04-21 | 1984-08-14 | Ixo, Inc. | Electronic telephone interface circuit |
US4582956B1 (en) * | 1983-07-12 | 1994-09-20 | Bell Telephone Labor Inc | Method and apparatus for displaying at a selected station special service information during a silent interval between ringing |
US4991200A (en) * | 1987-09-29 | 1991-02-05 | Paul Lin | Interface device for the intercommunication of a computer and a fax machine |
CA1311068C (en) * | 1989-09-29 | 1992-12-01 | Donald Cruickshank | Computer telecommunications signalling interface |
JPH073958B2 (en) * | 1992-01-31 | 1995-01-18 | インターナショナル・ビジネス・マシーンズ・コーポレイション | Termination circuit |
WO1994003990A1 (en) * | 1992-08-07 | 1994-02-17 | Pascom Technologies Pty. Ltd. | Isolation interface apparatus |
DE69231822T2 (en) * | 1992-12-30 | 2001-12-13 | Stmicroelectronics S.R.L., Agrate Brianza | Driver interface for a telephone line switch for switching on a speech circuit regardless of the power polarity |
US5436968A (en) * | 1993-06-30 | 1995-07-25 | Harris Corporation | Digital data-dependent ac impedance termination of telephone line |
JPH07135523A (en) * | 1993-11-10 | 1995-05-23 | General Res Of Electron Inc | Telephone line exclusive processing unit |
-
1995
- 1995-05-30 DE DE69528356T patent/DE69528356D1/en not_active Expired - Lifetime
- 1995-05-30 EP EP95830224A patent/EP0746128B1/en not_active Expired - Lifetime
-
1996
- 1996-05-16 JP JP8121352A patent/JP2789086B2/en not_active Expired - Fee Related
- 1996-05-29 US US08/654,625 patent/US5809134A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US5809134A (en) | 1998-09-15 |
JP2789086B2 (en) | 1998-08-20 |
EP0746128A1 (en) | 1996-12-04 |
JPH08331232A (en) | 1996-12-13 |
DE69528356D1 (en) | 2002-10-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5818923A (en) | System and method for supressing pulse dialing feedback occurring particularly with auxiliary acoustic ringers in socket telephone systems | |
JPH0795773B2 (en) | Telephone line switch | |
US4367376A (en) | Electronic telephone ringer including anti-bell tap provisions | |
EP0030739B1 (en) | Circuit for storing the energy of an applied signal for use in a telephone annunciator | |
EP0746128B1 (en) | Telephone interface circuit with impedance termination during call pauses | |
EP0254405B1 (en) | Telephone instrument | |
CA1207476A (en) | Electronic tone ringer | |
CA2288916C (en) | Telephone line-powered power supply for ancillary equipment and method of operation thereof | |
JPS5955665A (en) | Telephone set speech/signal circuit | |
US6680641B1 (en) | Bidirectional bipolar transistor switch arrangement | |
US5517565A (en) | Integrated ringer relay circuit and method | |
US4656660A (en) | Office line holding circuit with an automatic release function for direct connection telephone system | |
US6940970B2 (en) | Ring boost circuit to extend ringing range of telephone SLICs | |
US5155764A (en) | Telephone set with on-hook line seizure | |
US5442695A (en) | Ringer circuit | |
EP1410506B1 (en) | A bidirectional bipolar transistor switch arrangement | |
US6842520B2 (en) | Telephone | |
JP2538927Y2 (en) | Telephone device | |
US20040086105A1 (en) | Nighttime automatic illuminating device for telephone | |
JPH09322397A (en) | Lightning arrester circuit | |
JPH05219193A (en) | Ringer detecting circuit | |
JPS59178058A (en) | Circuit for adjusting automatically sound volume of received call | |
JPH0256872B2 (en) | ||
JPH0685539B2 (en) | Telephone | |
JPH1079807A (en) | No-ringing termination detecting circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PUAI | Public reference made under article 153(3) epc to a published international application that has entered the european phase |
Free format text: ORIGINAL CODE: 0009012 |
|
AK | Designated contracting states |
Kind code of ref document: A1 Designated state(s): DE FR GB IT |
|
17P | Request for examination filed |
Effective date: 19970526 |
|
RAP3 | Party data changed (applicant data changed or rights of an application transferred) |
Owner name: STMICROELECTRONICS S.R.L. |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
17Q | First examination report despatched |
Effective date: 20011102 |
|
GRAG | Despatch of communication of intention to grant |
Free format text: ORIGINAL CODE: EPIDOS AGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAH | Despatch of communication of intention to grant a patent |
Free format text: ORIGINAL CODE: EPIDOS IGRA |
|
GRAA | (expected) grant |
Free format text: ORIGINAL CODE: 0009210 |
|
AK | Designated contracting states |
Kind code of ref document: B1 Designated state(s): DE FR GB IT |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: FR Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20020925 |
|
REG | Reference to a national code |
Ref country code: GB Ref legal event code: FG4D |
|
REF | Corresponds to: |
Ref document number: 69528356 Country of ref document: DE Date of ref document: 20021031 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: DE Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT Effective date: 20021228 |
|
EN | Fr: translation not filed | ||
PLBE | No opposition filed within time limit |
Free format text: ORIGINAL CODE: 0009261 |
|
STAA | Information on the status of an ep patent application or granted ep patent |
Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT |
|
26N | No opposition filed |
Effective date: 20030626 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: IT Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED. Effective date: 20050530 |
|
PGFP | Annual fee paid to national office [announced via postgrant information from national office to epo] |
Ref country code: GB Payment date: 20060425 Year of fee payment: 12 |
|
GBPC | Gb: european patent ceased through non-payment of renewal fee |
Effective date: 20070530 |
|
PG25 | Lapsed in a contracting state [announced via postgrant information from national office to epo] |
Ref country code: GB Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES Effective date: 20070530 |