EP0724225A3 - Arithmetic processing apparatus and arithmetic processing circuit - Google Patents

Arithmetic processing apparatus and arithmetic processing circuit Download PDF

Info

Publication number
EP0724225A3
EP0724225A3 EP96300597A EP96300597A EP0724225A3 EP 0724225 A3 EP0724225 A3 EP 0724225A3 EP 96300597 A EP96300597 A EP 96300597A EP 96300597 A EP96300597 A EP 96300597A EP 0724225 A3 EP0724225 A3 EP 0724225A3
Authority
EP
European Patent Office
Prior art keywords
arithmetic processing
processing apparatus
processing circuit
circuit
arithmetic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
EP96300597A
Other languages
German (de)
French (fr)
Other versions
EP0724225B1 (en
EP0724225A2 (en
Inventor
Yukihiko Sakashita
Hayao Ohzu
Akihiro Ouchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of EP0724225A2 publication Critical patent/EP0724225A2/en
Publication of EP0724225A3 publication Critical patent/EP0724225A3/en
Application granted granted Critical
Publication of EP0724225B1 publication Critical patent/EP0724225B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/34Analogue value compared with reference values
    • H03M1/38Analogue value compared with reference values sequentially only, e.g. successive approximation type
    • H03M1/42Sequential comparisons in series-connected stages with no change in value of analogue signal
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06JHYBRID COMPUTING ARRANGEMENTS
    • G06J1/00Hybrid computing arrangements
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/66Digital/analogue converters
    • H03M1/74Simultaneous conversion
    • H03M1/80Simultaneous conversion using weighted impedances
    • H03M1/802Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices
    • H03M1/804Simultaneous conversion using weighted impedances using capacitors, e.g. neuron-mos transistors, charge coupled devices with charge redistribution

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Automation & Control Theory (AREA)
  • Evolutionary Computation (AREA)
  • Fuzzy Systems (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • Analogue/Digital Conversion (AREA)
  • Manipulation Of Pulses (AREA)
  • Logic Circuits (AREA)
EP96300597A 1995-01-30 1996-01-29 Arithmetic processing apparatus and arithmetic processing circuit Expired - Lifetime EP0724225B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP7012912A JPH08204563A (en) 1995-01-30 1995-01-30 Operation processor
JP12912/95 1995-01-30
JP1291295 1995-01-30

Publications (3)

Publication Number Publication Date
EP0724225A2 EP0724225A2 (en) 1996-07-31
EP0724225A3 true EP0724225A3 (en) 1997-07-23
EP0724225B1 EP0724225B1 (en) 2002-04-10

Family

ID=11818571

Family Applications (1)

Application Number Title Priority Date Filing Date
EP96300597A Expired - Lifetime EP0724225B1 (en) 1995-01-30 1996-01-29 Arithmetic processing apparatus and arithmetic processing circuit

Country Status (6)

Country Link
US (1) US5864495A (en)
EP (1) EP0724225B1 (en)
JP (1) JPH08204563A (en)
KR (1) KR100191449B1 (en)
CN (1) CN1101991C (en)
DE (1) DE69620492D1 (en)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6456992B1 (en) * 1995-03-24 2002-09-24 Tadashi Shibata Semiconductor arithmetic circuit
JPH09129864A (en) 1995-10-30 1997-05-16 Canon Inc Semiconductor device, and semiconductor circuit, correlation operating device and signal processing system which use the semiconductor device
JPH10257352A (en) * 1997-03-15 1998-09-25 Sunao Shibata Semiconductor arithmetic circuit
JPH11306268A (en) * 1998-04-17 1999-11-05 Sunao Shibata Semiconductor arithmetic unit
JP4612758B2 (en) 1999-03-26 2011-01-12 キヤノン株式会社 Video signal processing device
US6701340B1 (en) * 1999-09-22 2004-03-02 Lattice Semiconductor Corp. Double differential comparator and programmable analog block architecture using same
CN101867362B (en) * 2009-04-15 2012-10-17 台湾积体电路制造股份有限公司 Trigger with reduced set-up time
CN101694992B (en) * 2009-10-21 2011-12-07 电子科技大学 Digital self-adaptive dead-time control circuit
EP3391544A4 (en) * 2015-12-17 2019-12-18 Circuit Seed, LLC Scalable integrated data converter

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2536922A1 (en) * 1982-11-26 1984-06-01 Efcis Multifunction logic comparator.
GB2184621A (en) * 1985-12-16 1987-06-24 Crystal Semiconductor Corp Self-calibration method for capacitors in a monolithic integrated circuit
JPS6481082A (en) * 1987-09-24 1989-03-27 Fuji Photo Film Co Ltd Arithmetic circuit

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2599526A1 (en) * 1986-05-29 1987-12-04 Centre Nat Rech Scient MOS adder and MOS binary multiplier comprising at least one such adder
JPH01106517A (en) * 1987-10-19 1989-04-24 Mitsubishi Electric Corp Comparator
JP2901080B2 (en) * 1989-12-14 1999-06-02 キヤノン株式会社 Photoelectric conversion device
US5466961A (en) * 1991-04-23 1995-11-14 Canon Kabushiki Kaisha Semiconductor device and method of manufacturing the same
DE69213539T2 (en) * 1991-04-26 1997-02-20 Canon Kk Semiconductor device with improved insulated gate transistor
JPH05196659A (en) * 1991-11-08 1993-08-06 Yamaha Corp Chopper type comparator
JPH0629850A (en) * 1992-05-11 1994-02-04 Takayama:Kk A/d converter
US5343419A (en) * 1992-09-25 1994-08-30 Yozan, Inc. Analog calculation circuit using timers
JP3055739B2 (en) * 1993-01-13 2000-06-26 シャープ株式会社 Multiplication circuit
DE4402952A1 (en) * 1994-02-01 1994-06-23 Tobias Sander Analogue=digital converter using voltage comparator stages

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2536922A1 (en) * 1982-11-26 1984-06-01 Efcis Multifunction logic comparator.
GB2184621A (en) * 1985-12-16 1987-06-24 Crystal Semiconductor Corp Self-calibration method for capacitors in a monolithic integrated circuit
JPS6481082A (en) * 1987-09-24 1989-03-27 Fuji Photo Film Co Ltd Arithmetic circuit

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol. 013, no. 309 (P - 898) 14 July 1989 (1989-07-14) *

Also Published As

Publication number Publication date
KR100191449B1 (en) 1999-06-15
DE69620492D1 (en) 2002-05-16
CN1134629A (en) 1996-10-30
US5864495A (en) 1999-01-26
JPH08204563A (en) 1996-08-09
KR960030025A (en) 1996-08-17
EP0724225B1 (en) 2002-04-10
EP0724225A2 (en) 1996-07-31
CN1101991C (en) 2003-02-19

Similar Documents

Publication Publication Date Title
EP0700010A3 (en) Image processing devices and methods
GB9511568D0 (en) Signal processing apparatus and method
EP0758117A4 (en) Image processing method and image processor
GB9815633D0 (en) Signal processing apparatus
SG76561A1 (en) Processing apparatus and method
GB2278470B (en) Signal processing methods and apparatus
EP0909089A4 (en) Signal processor and signal processing method
GB9420742D0 (en) Data processing apparatus and technique
SG40020A1 (en) Signal processing method and apparatus thereof
EP0731430A3 (en) Sales-registration-data processing apparatus
EP0724225A3 (en) Arithmetic processing apparatus and arithmetic processing circuit
GB9510834D0 (en) Decimal arithmetic apparatus and method
GB2302743B (en) Processing apparatus
HK1030982A1 (en) Signal processing apparatus and method
GB9421940D0 (en) Processing apparatus
GB2293740B (en) Signal processing apparatus
GB2287590B (en) Alarm processing apparatus
GB2304477B (en) Signal processing method and apparatus
GB2331217B (en) Imagae processing apparatus and method
GB9421466D0 (en) Signal processing apparatus and method
GB9517842D0 (en) Image processing method and circuit
GB2303012B (en) Image processing circuit and method
GB9421812D0 (en) Processing apparatus
KR0134929B1 (en) Image processing method and circuit
GB2278469B (en) Signal processing methods and apparatus

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

AK Designated contracting states

Kind code of ref document: A2

Designated state(s): DE FR GB IT NL

PUAL Search report despatched

Free format text: ORIGINAL CODE: 0009013

AK Designated contracting states

Kind code of ref document: A3

Designated state(s): DE FR GB IT NL

17P Request for examination filed

Effective date: 19971203

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

17Q First examination report despatched

Effective date: 20010226

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

REG Reference to a national code

Ref country code: GB

Ref legal event code: IF02

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Kind code of ref document: B1

Designated state(s): DE FR GB IT NL

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20020410

Ref country code: IT

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRE;WARNING: LAPSES OF ITALIAN PATENTS WITH EFFECTIVE DATE BEFORE 2007 MAY HAVE OCCURRED AT ANY TIME BEFORE 2007. THE CORRECT EFFECTIVE DATE MAY BE DIFFERENT FROM THE ONE RECORDED.SCRIBED TIME-LIMIT

Effective date: 20020410

Ref country code: FR

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20020410

REF Corresponds to:

Ref document number: 69620492

Country of ref document: DE

Date of ref document: 20020516

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: DE

Free format text: LAPSE BECAUSE OF FAILURE TO SUBMIT A TRANSLATION OF THE DESCRIPTION OR TO PAY THE FEE WITHIN THE PRESCRIBED TIME-LIMIT

Effective date: 20020711

NLV1 Nl: lapsed or annulled due to failure to fulfill the requirements of art. 29p and 29m of the patents act
EN Fr: translation not filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20030113

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20060116

Year of fee payment: 11

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20070129

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20070129